Patents by Inventor Hirofumi Nakagawa
Hirofumi Nakagawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8045881Abstract: A cleaning device for an intermediate transferring member, comprising: a first cleaning roller that is placed so as to rotate while being made in contact with a surface of the intermediate transferring member; a first bias-applying device that applies a bias voltage to the first cleaning roller; a second cleaning roller that is placed so as to rotate while being made in contact with the surface of the intermediate transferring member on a downstream side from the first cleaning roller in a surface-moving direction of the intermediate transferring member; and a second bias-applying device that applies a bias voltage having a polarity different from that of the bias voltage applied by the first bias-applying device to the second cleaning roller, wherein the first cleaning roller is a foam roller having a foam layer on a surface thereof, with a cell wall face in the foam layer having an opening ratio in a range of 3% or more to 50% or less, and the second cleaning roller is a brush roller, and an image-forminType: GrantFiled: December 16, 2009Date of Patent: October 25, 2011Assignee: Konica Minolta Business Technologies, Inc.Inventors: Tetsuo Sano, Junpei Shouno, Hirofumi Nakagawa
-
Publication number: 20110188108Abstract: To achieve a size-reduction of an optical module having a circuit that generates a high-frequency clock signal for controlling optical modulation by an optical modulator and to suppress radiation of electromagnetic waves from the optical module. A through-hole via is formed on a multilayer printed circuit board so as to be insulated from a plurality of grounded wiring layers by an anti-pad. A coaxial connector and an intensity modulation control IC that generates a high-frequency clock signal are provided on the multilayer printed circuit board. The high-frequency clock signal is input to the coaxial connector through a micro-strip line formed on the multilayer printed circuit board. An open stub connected to the through-hole via is provided on a wiring layer between a first wiring layer and a second wiring layer among the plurality of wiring layers.Type: ApplicationFiled: January 28, 2011Publication date: August 4, 2011Inventors: Osamu KAGAYA, Hirofumi Nakagawa, Taichi Kogure
-
Publication number: 20100159471Abstract: It is an object of the present invention to provide a method for producing gold colloid having a targeted particle size, a sharp particle size distribution and a uniform and perfect spherical shape. The present invention relates to a method for producing gold colloid including a nucleation step of forming nuclear colloidal particles by adding a first reducing agent to a first gold salt solution; and a growth step of growing nuclear colloid by adding a second gold salt and a second reducing agent to the solution of the nuclear colloidal particles, characterized in that the growth step is performed at least once; a citrate is used as the first reducing agent and an ascorbate is used as the second reducing agent; and the addition of the ascorbate in the growth step is performed simultaneously with addition of the second gold salt.Type: ApplicationFiled: May 29, 2007Publication date: June 24, 2010Inventors: Junichi Taniuchi, Hirofumi Nakagawa, Koji Okamoto
-
Publication number: 20100150601Abstract: A cleaning device for an intermediate transferring member, comprising: a first cleaning roller that is placed so as to rotate while being made in contact with a surface of the intermediate transferring member; a first bias-applying device that applies a bias voltage to the first cleaning roller; a second cleaning roller that is placed so as to rotate while being made in contact with the surface of the intermediate transferring member on a downstream side from the first cleaning roller in a surface-moving direction of the intermediate transferring member; and a second bias-applying device that applies a bias voltage having a polarity different from that of the bias voltage applied by the first bias-applying device to the second cleaning roller, wherein the first cleaning roller is a foam roller having a foam layer on a surface thereof, with a cell wall face in the foam layer having an opening ratio in a range of 3% or more to 50% or less, and the second cleaning roller is a brush roller, and an image-forminType: ApplicationFiled: December 16, 2009Publication date: June 17, 2010Applicant: Konica Minolta Business Technologies, Inc.Inventors: Tetsuo SANO, Junpei SHOUNO, Hirofumi NAKAGAWA
-
Publication number: 20100150602Abstract: A cleaning device for an intermediate transferring member, comprising: a first cleaning roller that is placed so as to rotate while being made in contact with a surface of the intermediate transferring member; a first bias-applying device that applies a bias voltage to the first cleaning roller; a second cleaning roller that is placed so as to rotate while being made in contact with the surface of the intermediate transferring member on a downstream side from the first cleaning roller in a surface-moving direction of the intermediate transferring member; and a second bias-applying device that applies a bias voltage having a polarity different from that of the bias voltage applied by the first bias-applying device to the second cleaning roller, wherein the first cleaning roller is a brush roller, and the second cleaning roller is a foam roller having a foam layer on a surface thereof, with a cell wall face in the foam layer having an opening ratio in a range of 3% or more to 50% or less, and an image-forming aType: ApplicationFiled: December 16, 2009Publication date: June 17, 2010Applicant: Konica Minolta Business Technologies, Inc.Inventors: Tetsuo Sano, Junpei Shouno, Hirofumi Nakagawa
-
Patent number: 7466930Abstract: A relation between a light input power monitor value of an optical transmission signal before passing through a fiber and an input signal amplitude monitor value is recorded in advance in a storage device. Next, actual optical-transmission-waveform is inputted into an optical receiver module, and then comparisons between a light input power monitor value and an input signal amplitude monitor value, and respective monitor values in the case without having the waveform distortion as described above are performed in an operation device to calculate a waveform distortion value. According to the waveform distortion level calculated herein, an optimum threshold value and an optimum phase adjusting value, at which receiver sensitivity is maximized, are calculated in the operation device to control a threshold-value adjusting circuit and a phase-value adjusting circuit, thereby a threshold value and a phase value that are optimum for an input distortion level can be established.Type: GrantFiled: September 1, 2005Date of Patent: December 16, 2008Assignee: Opnext Japan, Inc.Inventors: Mitsuo Akashi, Tetsuya Aoki, Hirofumi Nakagawa
-
Patent number: 7313331Abstract: The printed circuit board with the respective components of the optical transmitter-receiver mounted thereon is split into several parts, the fixing position of which respective parts with regard to the housing is set according to the standardized size of the respective components and which respective parts are interconnected through an electric connector and so forth, which makes the height of the transmitter-receiver lower. The split circuit boards are overlapped such that they make no contact with one another so as to enlarge the area of the circuit boards or practically increase the packaging area of the respective components, which realizes the structural compactness of the optical transmitter-receiver. The packaging side of the respective components is selected in an arbitrary manner according to the cooling direction of the respective ICs, which allows such direction to be oriented to the side of the heat sinks so as to enhance cooling behavior.Type: GrantFiled: September 9, 2002Date of Patent: December 25, 2007Assignee: OpNext Japan, Inc.Inventors: Mitsuo Akashi, Hironori Saitoh, Fumitoshi Goto, Raju Kankipati, Hirofumi Nakagawa
-
Patent number: 7287520Abstract: A high combustion efficiency device for liquid fuel comprises a hollow member made of electrically conductive material, liquid filling the hollow member and tourmaline particles dispersed in the liquid, wherein the high combustion efficiency device is formed to be attachable to at least one of a fuel tank for liquid fuel and a fuel passage extending from the fuel tank to a combustion device of the liquid fuel.Type: GrantFiled: July 30, 2003Date of Patent: October 30, 2007Inventors: Kenichi Hashimoto, Hirofumi Nakagawa
-
Patent number: 7176741Abstract: To a level shift basic circuit having a CMOS configuration and composed of four transistors M1 through M4, a control circuit for preventing feed-through current through the transistors is added. Transitions of complementary data inputs Vin1 and Vin2 are made in a period in which n-MOS transistors M7 and M8 for control are turned OFF by changing a control input VS1 to an L level (switch-off period). In this switch-off period, each source of the n-MOS transistors M1 and M2 is disconnected from VSS. In addition, in the switch-off period, a control input VS2 is changed to an L level, thereby turning ON p-MOS transistors M5 and M6 for control. In a period in which the control p-MOS transistors M5 and M6 are ON, data outputs Vout1 and Vout2 are both precharged to VDD (precharge period).Type: GrantFiled: October 31, 2005Date of Patent: February 13, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tomoya Ishikawa, Hirofumi Nakagawa
-
Publication number: 20060277149Abstract: Disclosed is an electronic clearing system which electronically processes and clears a valuable instrument including a substrate and prescribed information printed on the substrate. The system has: an electronic clearing server; a payor's bank terminal which is installed in a payor's bank, and originally issues the valuable instrument; a payee's bank terminal which is installed in a payee's bank and to which the valuable instrument is presented; and an electronic network which electronically connects the electronic clearing server with each of the payor's bank terminal and the payee's bank terminal.Type: ApplicationFiled: May 24, 2006Publication date: December 7, 2006Applicant: SONY CORPORATIONInventors: Kenji Kouno, Hirofumi Nakagawa, Haruhiko Kasuya, Takashi Hanazato
-
Publication number: 20060275043Abstract: A relation between a light input power monitor value of an optical transmission signal before passing through a fiber and an input signal amplitude monitor value is recorded in advance in a storage device. Next, actual optical-transmission-waveform is inputted into an optical receiver module, and then comparisons between a light input power monitor value and an input signal amplitude monitor value, and respective monitor values in the case without having the waveform distortion as described above are performed in an operation device to calculate a waveform distortion value. According to the waveform distortion level calculated herein, an optimum threshold value and an optimum phase adjusting value, at which receiver sensitivity is maximized, are calculated in the operation device to control a threshold-value adjusting circuit and a phase-value adjusting circuit, thereby a threshold value and a phase value that are optimum for an input distortion level can be established.Type: ApplicationFiled: September 1, 2005Publication date: December 7, 2006Inventors: Mitsuo Akashi, Tetsuya Aoki, Hirofumi Nakagawa
-
Patent number: 7079125Abstract: A signal line driving circuit includes an output section outN (where N is a natural number) for supplying an image-forming signal for red, green or blue to a sub-pixel of a display section, a voltage supply line SN connected to the output section outN, and a shorting line for electrically shorting output sections of the same color with each other during a predetermined period. By shorting output sections of the same color with each other, the charge stored in a panel-side load can be effectively redistributed to another panel-side load, thereby realizing a power conserving effect.Type: GrantFiled: June 30, 2003Date of Patent: July 18, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hirofumi Nakagawa, Osamu Sarai, Fuminori Tanemura, Miki Fujino
-
Patent number: 7009426Abstract: In the process of transferring a clock signal and a plurality of data signals which are in synchronization with the clock signal, a driving pulse width of a driver switch is feedback-controlled by a clock transmission system (12), whereby the clock signal is transmitted at a small amplitude. A control signal having the pulse width is used for controlling the driver switch in each data transmission system (13), whereby transfer of each data signal at a small amplitude is realized at the same time. Further, in a clock reception system (10), the control signal having the pulse width is used in delay control of a clock delay circuit, whereby an optimum latch timing of received data in each data reception system (11) is realized.Type: GrantFiled: August 27, 2003Date of Patent: March 7, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shiro Dosho, Yusuke Tokunaga, Yasuyuki Doi, Hirofumi Nakagawa, Yoshito Date, Tetsuro Ohmori, Kaori Nishikawa
-
Publication number: 20060033550Abstract: To a level shift basic circuit having a CMOS configuration and composed of four transistors M1 through M4, a control circuit for preventing feed-through current through the transistors is added. Transitions of complementary data inputs Vin1 and Vin2 are made in a period in which n-MOS transistors M7 and M8 for control are turned OFF by changing a control input VS1 to an L level (switch-off period). In this switch-off period, each source of the n-MOS transistors M1 and M2 is disconnected from VSS. In addition, in the switch-off period, a control input VS2 is changed to an L level, thereby turning ON p-MOS transistors M5 and M6 for control. In a period in which the control p-MOS transistors M5 and M6 are ON, data outputs Vout1 and Vout2 are both precharged to VDD (precharge period).Type: ApplicationFiled: October 31, 2005Publication date: February 16, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Tomoya Ishikawa, Hirofumi Nakagawa
-
Publication number: 20050241626Abstract: A high combustion efficiency device for liquid fuel comprises a hollow member made of electrically conductive material, liquid filling the hollow member and tourmaline particles dispersed in the liquid, wherein the high combustion efficiency device is formed to be attachable to at least part of a fuel tank of liquid fuel and a fuel passage extending from the fuel tank to a combustion device of the liquid fuel.Type: ApplicationFiled: July 30, 2003Publication date: November 3, 2005Inventors: Kenichi Hashimoto, Hirofumi Nakagawa
-
Publication number: 20050174145Abstract: In the process of transferring a clock signal and a plurality of data signals which are in synchronization with the clock signal, a driving pulse width of a driver switch is feedback-controlled by a clock transmission system (12), whereby the clock signal is transmitted at a small amplitude. A control signal having the pulse width is used for controlling the driver switch in each data transmission system (13), whereby transfer of each data signal at a small amplitude is realized at the same time. Further, in a clock reception system (10), the control signal having the pulse width is used in delay control of a clock delay circuit, whereby an optimum latch timing of received data in each data reception system (11) is realized.Type: ApplicationFiled: August 27, 2003Publication date: August 11, 2005Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Shiro Dosho, Yusuke Tokunaga, Yasuyuki Doi, Hirofumi Nakagawa, Yoshito Date, Tetsuro Ohmori, Kaori Nishikawa
-
Publication number: 20050127332Abstract: A metal paste comprising a mixture consisting of: metal colloidal particles, which consist of particles consisting of one or more metals or metal oxides and a protective agent for protecting the particles; and organic metallic compounds. The metal paste preferably comprising a mixture consisting of: metal colloidal particles comprising, as a protective agent, a compound having an amino group, sulfanyl group, sulfide-type sulfanediyl group, hydroxy group, or ether-type oxy group; and organic metallic compounds such as mercaptan metallic compounds or sulfide metallic compounds of ?-pinene, ?-terpinenol, or isobornyl acetate, abietic acid metallic compounds, neodecanoic acid metallic compounds, 2-ethylhexanoic acid metallic compounds, naphthenic acid metallic compounds, or decanoic acid metallic compounds.Type: ApplicationFiled: December 2, 2004Publication date: June 16, 2005Inventors: Hirofumi Nakagawa, Kenichiro Takaoka
-
Publication number: 20050032915Abstract: A metallic colloid used in the production of various functional materials including catalytic materials, optical materials, electric materials and magnetic materials. The metallic colloid contains a solvent selected from water or a mixed solvent of water and an organic solvent; cluster particles comprising one or more metals or metal oxides; and a protective agent for protecting the cluster particles. The protective agent is an organic compound comprising carbon, and at least any one of nitrogen, oxygen and hydrogen. The organic compound is evaporable or sublimable at a temperature of 200° C. or below.Type: ApplicationFiled: August 5, 2004Publication date: February 10, 2005Inventors: Hirofumi Nakagawa, Masayuki Saito
-
Publication number: 20040227557Abstract: To a level shift basic circuit having a CMOS configuration and composed of four transistors M1 through M4, a control circuit for preventing feed-through current through the transistors is added. Transitions of complementary data inputs Vin1 and Vin2 are made in a period in which n-MOS transistors M7 and M8 for control are turned OFF by changing a control input VS1 to an L level (switch-off period). In this switch-off period, each source of the n-MOS transistors M1 and M2 is disconnected from VSS. In addition, in the switch-off period, a control input VS2 is changed to an L level, thereby turning ON p-MOS transistors M5 and M6 for control. In a period in which the control p-MOS transistors M5 and M6 are ON, data outputs Vout1 and Vout2 are both precharged to VDD (precharge period).Type: ApplicationFiled: March 10, 2004Publication date: November 18, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Tomoya Ishikawa, Hirofumi Nakagawa
-
Publication number: 20040208633Abstract: The printed circuit board with the respective components of the optical transmitter-receiver mounted thereon is split into several parts, the fixing position of which respective parts with regard to the housing is set according to the standardized size of the respective components and which respective parts are interconnected through an electric connector and so forth, which makes the height of the transmitter-receiver lower. The split circuit boards are overlapped such that they make no contact with one another so as to enlarge the area of the circuit boards or practically increase the packaging area of the respective components, which realizes the structural compactness of the optical transmitter-receiver. The packaging side of the respective components is selected in an arbitrary manner according to the cooling direction of the respective ICs, which allows such direction to be oriented to the side of the heat sinks so as to enhance cooling behavior.Type: ApplicationFiled: September 9, 2002Publication date: October 21, 2004Applicant: OpNext Japan, Inc.Inventors: Mitsuo Akashi, Hironori Saitoh, Fumitoshi Goto, Raju Kankipati, Hirofumi Nakagawa