Patents by Inventor Hiroichi Ishida
Hiroichi Ishida has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070229022Abstract: A power-supply unit includes a chargeable secondary battery 1 connected to a load circuit; a fuel cell 4 connected to the secondary battery 1 through a PchFET 5; and a switch-controlling circuit 6 on/off controlling the PchFET 5 according to how large load current is applied to the load circuit and whether the secondary battery 1 is in a charged state or in a discharged state; thus finely controlling power source supply to the load circuit from the secondary battery 1 and the fuel cell 4. The description is given of the case where positive voltage power source is used with respect to the ground. Even in case of negative voltage, a circuit can be configured on the same principle as the positive voltage.Type: ApplicationFiled: December 8, 2004Publication date: October 4, 2007Applicant: Mitsubishi Electric CorporationInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Patent number: 6844105Abstract: A plate shaped battery pack includes: a power generating element (21) sealed by a wrapping member (22) formed in the shape of a wrapper constructed of a laminated film; an anode terminal (24a, 26, 39) and a cathode terminal (23a, 23c, 25, 35) connected to the power generating element (21) and extending from almost a middle portion thereof; and an exterior member (10, 50, 80). The exterior member has a support member (15, 17, 55, 85) in a protruding shape supporting the anode terminal or the cathode terminal; or a recess (72, 76, 83) receiving a seal portion (22d) of the wrapping member. Furthermore, the plate shaped pack has a construction in which the exterior member is electrically conductive and surrounds the wrapping member, and one of the anode terminal and the cathode terminal are electrically connected to thereto, or another construction including, in addition, a temperature detector connected to a heat transfer member.Type: GrantFiled: December 17, 1999Date of Patent: January 18, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Patent number: 6805992Abstract: A battery (1, 11a to 11c, 31 to 36) includes a cylindrical or polygonal exterior can (2, 12); a safety valve (4, 14, 18, 19, 41 to 46) provided to the exterior can (2, 12) to reduce an internal pressure of the battery (1, 11a to 11c, 31 to 36). The exterior can (2, 12) includes: a relatively thick portion (2a, 2c, 12c) and a relatively thin portion (2d, 12d, 41a to 41c, 42a, 42b, 43a to 43d, 44a, 45a, 46a). The relatively thin portion (2d, 12d, 41a to 41c, 42a, 42b, 43a to 43d, 44a, 45a, 46a) constitutes the safety valve (4, 14, 18, 19, 41 to 46).Type: GrantFiled: August 10, 2001Date of Patent: October 19, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Publication number: 20040161664Abstract: A plate shaped battery pack includes: a power generating element (21) sealed by a wrapping member (22) formed in the shape of a wrapper constructed of a laminated film; an anode terminal (24a, 26, 39) and a cathode terminal (23a, 23c, 25, 35) connected to the power generating element (21) and extending from almost a middle portion thereof; and an exterior member (10, 50, 80). The exterior member has a support member (15, 17, 55, 85) in a protruding shape supporting the anode terminal or the cathode terminal; or a recess (72, 76, 83) receiving a seal portion (22d) of the wrapping member. Furthermore, the plate shaped pack has a construction in which the exterior member is electrically conductive and surrounds the wrapping member, and one of the anode terminal and the cathode terminal are electrically connected to thereto, or another construction including, in addition, a temperature detector connected to a heat transfer member.Type: ApplicationFiled: February 18, 2004Publication date: August 19, 2004Applicant: Mitsubishi Denki Kabushiki Kaisha (a corporation of Japan)Inventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Patent number: 6630815Abstract: A battery protective circuit which can ensure the safety and reliability of a rechargeable secondary battery is provided. Personal digital assistants include a main circuit (30) and a battery block (60). The battery block (60) includes a battery (20) and a current-amount control circuit (50). The battery (20) is charged via an AC adapter. The current-amount control circuit (50) includes a current and temperature detecting circuit (for example a PTC element) operative to reduce a current amount when an amount of current flowing in the battery (20) approaches a boundary value of a charge-guaranteed region in which the battery (20) is rechargeable.Type: GrantFiled: September 6, 2002Date of Patent: October 7, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Patent number: 6531246Abstract: A plate-shaped battery comprises: a battery core which has a laminated structure of a sheet-shaped positive electrode and a sheet-shaped negative electrode laminated through a separator, and which has a positive and a negative terminal which are connected electrically to both the electrodes, respectively; and a laminated film which laminates a polymer resin and a metallic foil and which seals both the terminals, and covers the battery core, wherein the metallic foil is connected electrically with a positive or negative pole of the electrodes.Type: GrantFiled: December 13, 2000Date of Patent: March 11, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Publication number: 20030011345Abstract: A battery protective circuit which can ensure the safety and reliability of a rechargeable secondary battery is provided. Personal digital assistants include a main circuit (30) and a battery block (60). The battery block (60) includes a battery (20) and a current-amount control circuit (50). The battery (20) is charged via an AC adapter. The current-amount control circuit (50) includes a current and temperature detecting circuit (for example a PTC element) operative to reduce a current amount when an amount of current flowing in the battery (20) approaches a boundary value of a charge-guaranteed region in which the battery (20) is rechargeable.Type: ApplicationFiled: September 6, 2002Publication date: January 16, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Patent number: 6462515Abstract: A battery protective circuit which can ensure the safety and reliability of a rechargeable secondary battery is provided. Personal digital assistants include a main circuit (30) and a battery block (60). The battery block (60) includes a battery (20) and a current-amount control circuit (50). The battery (20) is charged via an AC adapter. The current-amount control circuit (50) includes a current and temperature detecting circuit (for example a PTC element) operative to reduce a current amount when an amount of current flowing in the battery (20) approaches a boundary value of a charge-guaranteed region in which the battery (20) is rechargeable.Type: GrantFiled: November 15, 2001Date of Patent: October 8, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Publication number: 20010051298Abstract: A plate-shaped battery comprises: a battery core which has a laminated structure of a sheet-shaped positive electrode and a sheet-shaped negative electrode laminated through a separator, and which has a positive and a negative terminal which are connected electrically to both the electrodes, respectively; and a laminated film which laminates a polymer resin and a metallic foil and which seals both the terminals, and covers the battery core, wherein the metallic foil is connected electrically with a positive or negative pole of the electrodes.Type: ApplicationFiled: December 13, 2000Publication date: December 13, 2001Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Kiyoshi Hanafusa, Hiroichi Ishida
-
Patent number: 5389925Abstract: The inventive A/D and D/A conversion device replaces the conventional parameter generators, which are provided in pairs for supplying same filter parameters to the decimation and interpolation digital filters respectively, with a single parameter generator, thereby having the number of parameter generators and reducing the scale of circuit.Type: GrantFiled: June 13, 1990Date of Patent: February 14, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuaki Ohga, Hiroichi Ishida, Takeshi Tokuda
-
Patent number: 5317529Abstract: An A/D-D/A converting apparatus, in which a multiplier is omitted by storing the multiplied result of a filter coefficient and a digital signal in advance and reading it out responsive to the inputted digital signal, in view of the point that filter characteristics of digital filters of an A/D converting unit and a D/A converting unit are equal one another, memories which are coefficient generating devices are used in common, and further, in view of the point :hat processing contents of respective digital filters are equal, a multiplier and an accumulator constituting the digital filter are used in common to reduce a circuit configuration considerably.Type: GrantFiled: March 27, 1992Date of Patent: May 31, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Eiichi Teraoka, Toru Kengaku, Hiroichi Ishida
-
Patent number: 5191547Abstract: A decimation type digital filter which utilizes the thinned-out signal of a finite impulse response (FIR) filter having N taps for processing the signal by the product sum operation of filter coefficients and the input signals inputted at every first period, in which, on the basis of the ratio K between a first period which is the input signal period and an output signal period and the number of taps N, M (a value obtained by raising below the decimal point of N/K) registers are provided and M successive output signals are processed by the product sum operation in parallel by respective registers, whereby the input signal is not necessarily to be held, a capacity of the register may be minimized and processing may be effected once for each register during the first period or by M number of times of product sum operation in total, thus the operating speed can be reduced to 1/K and the capacity and the operating speed can be optimized.Type: GrantFiled: August 8, 1990Date of Patent: March 2, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Koji Kawamoto, Toru Kengaku, Eiichi Teraoka, Tetsuaki Oga, Hiroichi Ishida
-
Patent number: 5086441Abstract: A frequency divider circuit having N flip-flops connected in series, includes a logic circuit for monitoring at least one of the outputs of the N flip-flops and halting the frequency division operation of a prior stage flip-flop when the value of the output which is monitored is equal to a predetermined value when a reset signal is input, and restarting frequency division operation when the reset signal is cancelled.Type: GrantFiled: February 26, 1990Date of Patent: February 4, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kousei Maemura, Hiroichi Ishida