Patents by Inventor Hiromi Hashimoto
Hiromi Hashimoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8034934Abstract: Disclosed is a process for producing an ortho-metalated 1:3 complex of iridium with homoligands which is useful as a luminous material for an organic EL device in high yield at high purity in a short time by a simple procedure. An example of the complex is tris(2-phenylpyridine)iridium(III) and this complex can be produced by reacting iridium(III) acetylacetonate with an organic ligand consisting of 2-phenylpyridine in the copresence of an acidic substance, either an organic acid such as tartaric acid or an inorganic acid such as phosphoric acid.Type: GrantFiled: August 29, 2006Date of Patent: October 11, 2011Assignee: Nippon Steel Chemical Co., Ltd.Inventors: Shinji Matsuo, Hiromi Hashimoto, Kazuo Ishii
-
Publication number: 20110231364Abstract: Provided is an information processing apparatus 10 that executes a step of referring to a system list 115, retained in a storage unit, storing ID utilization status of each of other apparatuses when an ID change request is received by an input unit or a communication unit, to identify an other apparatus utilizing an ID to be changed indicated by the ID change request, a step of distributing change information relating to the ID to be changed indicated by the ID change request to the identified separate apparatus, and a step of referring to a business task database 113, retained in the storage unit, managing IDs of human resources, assets, and information allocated to business tasks, and identifying the ID to be changed indicated by the ID change request to make a change relating to the corresponding ID.Type: ApplicationFiled: February 4, 2011Publication date: September 22, 2011Inventors: Hiromi HASHIMOTO, Yoshinori Honda, Susumu Serita, Yoji Shimizu
-
Publication number: 20080255361Abstract: Disclosed is a process for producing an ortho-metalated 1:3 complex of iridium with homoligands which is useful as a luminous material for an organic EL device in high yield at high purity in a short time by a simple procedure. An example of the complex is tris(2-phenylpyridine)iridium(III) and this complex can be produced by reacting iridium(III) acetylacetonate with an organic ligand consisting of 2-phenylpyridine in the copresence of an acidic substance, either an organic acid such as tartaric acid or an inorganic acid such as phosphoric acid.Type: ApplicationFiled: August 29, 2006Publication date: October 16, 2008Inventors: Shinji Matsuo, Hiromi Hashimoto, Kazuo Ishii
-
Patent number: 4686675Abstract: A channel switching system in a digital radio transmission circuit with at least one regular channel and a standby channel has a received signal supply circuit, signal frequency divider circuits, signal order change circuits, a comparator, a hitless signal switching circuit and a frequency multiplier. Each channel transmits a digital multiplexed signal including a data signal of N (N is an integer of 1 or more) strings. The received signal supply circuit supplies a data signal to a receiving-side regular channel through a standby channel when a corresponding transmitting-side regular channel has a circuit failure. The signal frequency divider circuits N frequency-divide a data signal received through a regular channel and the data signal received through the received signal supply circuit. The signal order change circuits change orders of the N signal strings in response to different signal order change signals.Type: GrantFiled: November 5, 1985Date of Patent: August 11, 1987Assignee: NEC CorporationInventors: Hideaki Morimoto, Hiromi Hashimoto
-
Patent number: 4653070Abstract: In radio digital transmission system including at least one repeater station, a channel monitoring circuit of each repeater station comprises, besides the conventional inter-terminals fault detection circuit using parity check system, a control bit inserting circuit for inserting a parity control bit into the received signal, a control bit extracting circuit for extracting the control bit from the received signal, a logic circuit for logically operating the output signal of the conventional fault detection circuit and the output signal of the control bit extracting circuit, and a second fault detecting circuit responsive to the output signal of the logic circuit for detecting the fault on the transmitting line between the repeater station and an immediately preceding station.Type: GrantFiled: September 6, 1985Date of Patent: March 24, 1987Assignee: NEC CorporationInventors: Masahiro Nakajima, Hiromi Hashimoto
-
Patent number: 4523323Abstract: A digital signal communication system has a transmitter for differentially converting first digital signals of n trains (n is an integer of 3 or larger) into a second digital signal of n trains comprising a plurality of words. Responsive to the second digital signals, a modulated signal is provided with 2.sup.n (=N) modulation levels, which are transmitted. A receiver responds to the modulated signals, and demodulates them to provide signals of n trains corresponding to the second digital signals. This demodulated signal is differentially converted to provide n trains of signals corresponding to the first digital signals. The Hamming distance between two words of said second digital signals corresponding to the adjacent two modulation levels is either 1 or 2 and the numbers of the Hamming distances of 1 and 2 equal N/2, respectively.Type: GrantFiled: February 11, 1983Date of Patent: June 11, 1985Assignee: Nippon Electric Co., Ltd.Inventors: Masahiro Nakajima, Hiromi Hashimoto
-
Patent number: 4471491Abstract: A service channel signal transmission system in which a service channel signal is constantly fed to at least two radio channels in parallel. Each intermediate repeater station has a service channel demodulator which is constantly connected to either one of the radio channels. A combining and switching circuit automatically switches over the service channel demodulation to the other radio channel in response to an alarm output which indicates an abnormality in a received signal at a receiver associated with the one radio channel. The service channel is completely switched from one to the other without resorting to line switchover control signals from terminal stations.Type: GrantFiled: February 1, 1983Date of Patent: September 11, 1984Assignee: Nippon Electric Company, Ltd.Inventors: Akira Abe, Hiromi Hashimoto, Toshiyuki Takenaka, Koyo Taniguchi
-
Patent number: 4081790Abstract: A code converter circuit in a digital transmission system in which two mutually-synchronized digital signals are transmitted through a pair of transmission paths is disclosed. The transmission paths are characterized by the possibility of the terminal-to-terminal correspondence between input and output sides of the transmission paths being reversed. The code converter circuit includes an encoder on the input side of the transmission paths and a decoder on the output side of the transmission paths. The encoder comprises a modulo-2 adder and a switching circuit for selectively switching the input digital signals or the adder output signals to the transmission paths. The decoder comprises a modulo-2 subtractor and a switching circuit for selectively switching the digital signals from the transmission paths or the subtractor output signals to reproduce the transmitted digital signals.Type: GrantFiled: October 6, 1976Date of Patent: March 28, 1978Assignees: Nippon Telegraph and Telephone Public Corporation, Nippon Electric Co., Ltd.Inventors: Masami Yamamoto, Fumiaki Yamazaki, Akira Hosoda, Hiromi Hashimoto, Yoichi Tan
-
Patent number: 3975687Abstract: A baseband signal switching arrangement for the diversity reception of pulse-modulated microwaves is capable of selecting anyone of respective demodulated baseband digital signals without causing any bit errors in the output. The baseband signal switching arrangement includes a digital signal gate switch for selecting one of a plurality of digital signals and a clock signal gate switch for selecting a corresponding one of a plurality of clock signals extracted respectively from the digital signals. A delay circuit is provided for delaying the clock signal selected by the clock signal gate switch, and a control signal read-out circuit is arranged to be fed with the output of the delay circuit to read out a switching control signal so that the digital signal and clock signal gate switches are controlled simultaneously by the output of the control signal read-out circuit.Type: GrantFiled: August 25, 1975Date of Patent: August 17, 1976Assignee: Nippon Electric Company, Ltd.Inventors: Yoichi Tan, Hiromi Hashimoto