Patents by Inventor Hironori Minamizaki
Hironori Minamizaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8188993Abstract: A liquid crystal drive device includes: a frame memory retaining image information of a second frame immediately preceding a first frame; a first calculator calculating a first difference between image information of the first frame and the image information of the second frame; an edge enhancement processor performing edge enhancement processing of the first frame for each of pixels of the first frame and outputting edge enhancement image information; a selector selecting and outputting the edge enhancement image information or image information of the first frame; a second calculator calculating a second difference between an output of the selector and the image information of the second frame; an enhancement coefficient calculator multiplying an output of the second calculator by an enhancement correction coefficient; and a third calculator calculating sum information by adding together an output of the enhancement coefficient calculator and the image information of the second frame.Type: GrantFiled: March 17, 2009Date of Patent: May 29, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Aira Hotta, Haruhiko Okumura, Hironori Minamizaki
-
Patent number: 8159433Abstract: A liquid crystal drive apparatus includes: a storage unit storing an enhancement correction coefficient having (1/2n)×m below a decimal point where n is 3 or 4, and m is an integer which is at least 0 and less than 2n; a frame memory holding digital image information of a second frame located one frame before a first frame; a first computation unit computing a difference between digital image information of the first frame and digital image information of the second frame; a second computation unit computing enhancement image information for conducting enhancement display of an image on a liquid crystal panel on the basis of the difference and the enhancement correction coefficient; a third computation unit computing addition information by adding the digital image information of the second frame to the enhancement image information; and a drive signal generation unit generating a drive signal on the basis of the addition information to drive the liquid crystal panel.Type: GrantFiled: August 13, 2008Date of Patent: April 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Aira Hotta, Haruhiko Okumura, Hironori Minamizaki, Hisashi Sasaki
-
Patent number: 7903887Abstract: An image processing circuit has a color information converter configured to convert image data including a plurality of color information into luminance data and color difference data, an activity detector whether amount of activity predetermined according to differences between the luminance data in a plurality of pixels in each of pixel blocks and differences between the color difference data in the plurality of pixels exceeds a predetermined first threshold value for each pixel block including a plurality of pixels adjacent to each other, and a encoding unit configured to perform a first encoding process by generating m (m is an integer of three or larger) representative values corresponding to the luminance data and the color difference data in the plurality of pixels in the pixel block that the activity detector determines to exceed the first threshold value, and perform a second encoding process by generating n (n is an integer of two or more and the integer larger than m) representative values correspoType: GrantFiled: May 17, 2007Date of Patent: March 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hisashi Sasaki, Hironori Minamizaki, Haruhiko Okumura
-
Patent number: 7676528Abstract: An image data processing apparatus includes: a data dividing unit dividing arithmetic image data into arithmetic pixel data corresponding to a signal line of a display device; an adder adding first data and second data; and a data delaying unit delaying the added data, wherein the first data is the divided arithmetic pixel data from the data dividing unit, and the second data is the delayed added arithmetic pixel data from the data delaying unit.Type: GrantFiled: September 22, 2005Date of Patent: March 9, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Haruhiko Okumura, Tetsuro Itakura, Hironori Minamizaki
-
Publication number: 20090289935Abstract: A liquid crystal drive device includes: a frame memory retaining image information of a second frame immediately preceding a first frame; a first calculator calculating a first difference between image information of the first frame and the image information of the second frame; an edge enhancement processor performing edge enhancement processing of the first frame for each of pixels of the first frame and outputting edge enhancement image information; a selector selecting and outputting the edge enhancement image information or image information of the first frame; a second calculator calculating a second difference between an output of the selector and the image information of the second frame; an enhancement coefficient calculator multiplying an output of the second calculator by an enhancement correction coefficient; and a third calculator calculating sum information by adding together an output of the enhancement coefficient calculator and the image information of the second frame.Type: ApplicationFiled: March 17, 2009Publication date: November 26, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Aira Hotta, Haruhiko Okumura, Hironori Minamizaki
-
Publication number: 20090066709Abstract: A display driver for sending display data to a display panel includes a sampling circuit and a selector. The sampling circuit receives moving image data and a sampling signal generated by a write signal and an address designated with an address decoder and captures the moving image data on the basis of the sampling signal. The selector receives still image data, a selecting signal and the moving image data captured by the sampling circuit and selects one of the still image data and the moving image data on the basis of the selecting signal.Type: ApplicationFiled: August 6, 2008Publication date: March 12, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hironori Minamizaki
-
Publication number: 20090058775Abstract: A liquid crystal drive apparatus includes: a storage unit storing an enhancement correction coefficient having (1/2n)×m below a decimal point where n is 3 or 4, and m is an integer which is at least 0 and less than 2n; a frame memory holding digital image information of a second frame located one frame before a first frame; a first computation unit computing a difference between digital image information of the first frame and digital image information of the second frame; a second computation unit computing enhancement image information for conducting enhancement display of an image on a liquid crystal panel on the basis of the difference and the enhancement correction coefficient; a third computation unit computing addition information by adding the digital image information of the second frame to the enhancement image information; and a drive signal generation unit generating a drive signal on the basis of the addition information to drive the liquid crystal panel.Type: ApplicationFiled: August 13, 2008Publication date: March 5, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Aira HOTTA, Haruhiko OKUMURA, Hironori MINAMIZAKI, Hisashi SASAKI
-
Publication number: 20080117237Abstract: There is disclosed a liquid crystal driving circuit configured to supply an analog voltage in accordance with digital grayscale data to each of a plurality of signal lines, said circuit comprising: a reference voltage generation circuit configured to output analog reference voltages corresponding to each of said digital grayscale data; a plurality of buffer amplifiers configured to individually perform buffering of said respective analog reference voltages; a grayscale mode circuit configured to determine a grayscale number of said digital grayscale data based on a grayscale mode signal supplied from the outside; and an amplifier enable circuit configured to set each of said plurality of buffer amplifiers to an enable state or a disable state based on an output signal of said grayscale mode circuit.Type: ApplicationFiled: January 18, 2008Publication date: May 22, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tetsuya SAITO, Hironori Minamizaki, Tetsuro Itakura
-
Patent number: 7358951Abstract: There is disclosed a liquid crystal driving circuit configured to supply an analog voltage in accordance with digital grayscale data to each of a plurality of signal lines, said circuit comprising: a reference voltage generation circuit configured to output analog reference voltages corresponding to each of said digital grayscale data; a plurality of buffer amplifiers configured to individually perform buffering of said respective analog reference voltages; a grayscale mode circuit configured to determine a grayscale number of said digital grayscale data based on a grayscale mode signal supplied from the outside; and an amplifier enable circuit configured to set each of said plurality of buffer amplifiers to an enable state or a disable state based on an output signal of said grayscale mode circuit.Type: GrantFiled: July 21, 2004Date of Patent: April 15, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuya Saito, Hironori Minamizaki, Tetsuro Itakura
-
Publication number: 20070279574Abstract: A liquid crystal display device comprising: a memory which receives an image signal, and which stores image data; and a correction data generation circuit that performs overdrive processing when the image data is a moving image, the correction data generation circuit having: a subtracter which performs subtraction processing after receiving previous frame image data outputted from the memory and current frame image data; a multiplier which performs multiplication processing by a predetermined multiplication factor after receiving a result of subtraction by the subtracter; and an adder which performs addition processing after receiving a result of multiplication by the multiplier and the current frame image data or the previous frame image data outputted from the memory.Type: ApplicationFiled: May 29, 2007Publication date: December 6, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hironori Minamizaki, Hisashi Sasaki, Haruhiko Okumura
-
Publication number: 20070269118Abstract: An image processing circuit has a color information converter configured to convert image data including a plurality of color information into luminance data and color difference data, an activity detector whether amount of activity predetermined according to differences between the luminance data in a plurality of pixels in each of pixel blocks and differences between the color difference data in the plurality of pixels exceeds a predetermined first threshold value for each pixel block including a plurality of pixels adjacent to each other, and a encoding unit configured to perform a first encoding process by generating m (m is an integer of three or larger) representative values corresponding to the luminance data and the color difference data in the plurality of pixels in the pixel block that the activity detector determines to exceed the first threshold value, and perform a second encoding process by generating n (n is an integer of two or more and the integer larger than m) representative values correspoType: ApplicationFiled: May 17, 2007Publication date: November 22, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hisashi Sasaki, Hironori Minamizaki, Haruhiko Okumura
-
Publication number: 20060221099Abstract: An image data processing apparatus includes: a data dividing unit dividing arithmetic image data into arithmetic pixel data corresponding to a signal line of a display device; an adder adding first data and second data; and a data delaying unit delaying the added data, wherein the first data is the divided arithmetic pixel data from the data dividing unit, and the second data is the delayed added arithmetic pixel data from the data delaying unit.Type: ApplicationFiled: September 22, 2005Publication date: October 5, 2006Inventors: Haruhiko Okumura, Tetsuro Itakura, Hironori Minamizaki
-
Patent number: 7027027Abstract: A differential amplifying circuit according to the present invention, comprising: a first differential pair having first and second transistors of the same conduction type, which outputs differential output signals in accordance with differential input signals supplied to gate terminals of said first and second transistors from differential output terminals; a second differential pair having third and fourth transistors having the same conduction type as that of said first and second transistors with threshold voltages different from each other, which outputs differential output signals in accordance with said differential input signals supplied to gate terminals of said third and fourth transistors from said differential output terminals; a bias supply part which supplies bias current to said first and second differential parts; and a differential pair control part which controls whether or not to operate said second differential pair.Type: GrantFiled: August 23, 2002Date of Patent: April 11, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Hironori Minamizaki, Tetsuro Itakura
-
Publication number: 20040257389Abstract: There is disclosed a liquid crystal driving circuit configured to supply an analog voltage in accordance with digital grayscale data to each of a plurality of signal lines, said circuit comprising: a reference voltage generation circuit configured to output analog reference voltages corresponding to each of said digital grayscale data; a plurality of buffer amplifiers configured to individually perform buffering of said respective analog reference voltages; a grayscale mode circuit configured to determine a grayscale number of said digital grayscale data based on a grayscale mode signal supplied from the outside; and an amplifier enable circuit configured to set each of said plurality of buffer amplifiers to an enable state or a disable state based on an output signal of said grayscale mode circuit.Type: ApplicationFiled: July 21, 2004Publication date: December 23, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tetsuya Saito, Hironori Minamizaki, Tetsuro Itakura
-
Patent number: 6806860Abstract: There is disclosed a liquid crystal driving circuit configured to supply an analog voltage in accordance with digital grayscale data to each of a plurality of signal lines, said circuit comprising: a reference voltage generation circuit configured to output analog reference voltages corresponding to each of said digital grayscale data; a plurality of buffer amplifiers configured to individually perform buffering of said respective analog reference voltages; a grayscale mode circuit configured to determine a grayscale number of said digital grayscale data based on a grayscale mode signal supplied from the outside; and an amplifier enable circuit configured to set each of said plurality of buffer amplifiers to an enable state or a disable state based on an output signal of said grayscale mode circuit.Type: GrantFiled: September 28, 2001Date of Patent: October 19, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuya Saito, Hironori Minamizaki, Tetsuro Itakura
-
Publication number: 20030038655Abstract: A differential amplifying circuit according to the present invention, comprising: a first differential pair having first and second transistors of the same conduction type, which outputs differential output signals in accordance with differential input signals supplied to gate terminals of said first and second transistors from differential output terminals; a second differential pair having third and fourth transistors having the same conduction type as that of said first and second transistors with threshold voltages different from each other, which outputs differential output signals in accordance with said differential input signals supplied to gate terminals of said third and fourth transistors from said differential output terminals; a bias supply part which supplies bias current to said first and second differential parts; and a differential pair control part which controls whether or not to operate said second differential pair.Type: ApplicationFiled: August 23, 2002Publication date: February 27, 2003Applicant: Kabushiki Kaisha ToshibaInventors: Hironori Minamizaki, Tetsuro Itakura
-
Patent number: 6411162Abstract: In an amplifier device, a negative output voltage (−) of a differential amplifier stage corresponding to an input signal voltage (Vin) is supplied to the gate of Output transistor M25 for charging electrical charges to Capacitive load (80). A current corresponding to a positive output voltage (+) of the differential amplifier stage is supplied to Node (A) through which the gate of Output transistor M26 for discharging electrical charges from Capacitive load (80) is connected to Constant current source (4). This current becomes a value (Iy+&Dgr;I) according to the voltage (Vin). By changing the gate voltage of Output transistor M26, it enters ON, and the electrical charges are discharged as a current I3 from Capacitive load (80). The voltage (Vin) is converted to a current by Voltage-current converter (1), and Current-voltage converter (2) then converts this current to a voltage.Type: GrantFiled: March 22, 2001Date of Patent: June 25, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Hironori Minamizaki, Tetsuro Itakura, Tetsuya Saito
-
Publication number: 20020039090Abstract: There is disclosed a liquid crystal driving circuit configured to supply an analog voltage in accordance with digital grayscale data to each of a plurality of signal lines, said circuit comprising: a reference voltage generation circuit configured to output analog reference voltages corresponding to each of said digital grayscale data; a plurality of buffer amplifiers configured to individually perform buffering of said respective analog reference voltages; a grayscale mode circuit configured to determine a grayscale number of said digital grayscale data based on a grayscale mode signal supplied from the outside; and an amplifier enable circuit configured to set each of said plurality of buffer amplifiers to an enable state or a disable state based on an output signal of said grayscale mode circuit.Type: ApplicationFiled: September 28, 2001Publication date: April 4, 2002Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tetsuya Saito, Hironori Minamizaki, Tetsuro Itakura
-
Publication number: 20010028273Abstract: In an amplifier device, a negative output voltage (−) of a differential amplifier stage corresponding to an input signal voltage (Vin) is supplied to the gate of Output transistor M25 for charging electrical charges to Capacitive load (80). A current corresponding to a positive output voltage (+) of the differential amplifier stage is supplied to Node (A) through which the gate of Output transistor M26 for discharging electrical charges from Capacitive load (80) is connected to Constant current source (4). This current becomes a value (Iy+&Dgr;I) according to the voltage (Vin). By changing the gate voltage of Output transistor M26, it enters ON, and the electrical charges are discharged as a current I3 from Capacitive load (80). The voltage (Vin) is converted to a current by Voltage-current converter (1), and Current-voltage converter (2) then converts this current to a voltage.Type: ApplicationFiled: March 22, 2001Publication date: October 11, 2001Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hironori Minamizaki, Tetsuro Itakura, Tetsuya Saito
-
Patent number: 5396123Abstract: An offset detecting circuit 10 includes: a sample hold circuit 12 for holding a reference voltage Vref; and a buffer amplifier 13 having two pairs of input terminals. The reference voltage Vref is applied to at least one input terminal of one pair of the two input terminal pairs, and an output signal of the sample hold circuit 12 and an output signal VDout of the buffer amplifier 13 are applied to the other pair of the two input terminal pairs of the buffer amplifier 13, respectively. Further, an output circuit is composed of this offset detecting circuit 10 and a signal voltage outputting circuit 20 configured in the same way as the offset detecting circuit 10. The signal voltage outputting circuit 20 corrects the offset of a signal Vin inputted thereto on the basis of an offset voltage V between the reference voltage Vref and the output voltage VDout supplied from the offset voltage detecting circuit 10.Type: GrantFiled: January 15, 1993Date of Patent: March 7, 1995Assignee: Kabushiki Kaisha ToshibaInventor: Hironori Minamizaki