Patents by Inventor Hiroyoshi Ichikura
Hiroyoshi Ichikura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230360569Abstract: A display driver includes an amplifier circuit that outputs an output current based on a differential signal indicating a difference between a gradation voltage corresponding to a video signal and an output voltage to a source line of a display panel, thereby supplying the output voltage to the source line. An output current detection circuit generates a mirror current by copying the output current, and outputs an output current detection signal representing the mirror current. A failure determination circuit determines whether a failure is occurring or has occurred in the source line or not by comparing the level of the output current detection signal with a prescribed threshold value. The output current detection circuit includes a transistor that generates a mirror current by receiving the differential signal at a gate thereof, and a variable resistance that generates an output current detection signal upon receiving the generated mirror current.Type: ApplicationFiled: June 30, 2023Publication date: November 9, 2023Applicant: LAPIS Technology Co., Ltd.Inventor: Hiroyoshi ICHIKURA
-
Patent number: 11798509Abstract: A display driver drives a display device including a plurality of data lines and a demultiplexer. The demultiplexer includes a plurality of first switches connected to the respective plurality of data lines, and a series of driving voltages including a plurality of driving voltages is supplied via a first wiring. The demultiplexer supplies the plurality of driving voltages to the respective plurality of data lines via the plurality of first switches. The display driver includes: a voltage multiplexing part that generates the series of driving voltages; a second switch connected between the voltage multiplexing part and the first wiring; and a controller connected to the plurality of first switches and the second switch.Type: GrantFiled: April 10, 2020Date of Patent: October 24, 2023Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Hiroyoshi Ichikura
-
Patent number: 11727838Abstract: A display driver includes an amplifier circuit that outputs an output current based on a differential signal indicating a difference between a gradation voltage corresponding to a video signal and an output voltage to a source line of a display panel, thereby supplying the output voltage to the source line. An output current detection circuit generates a mirror current by copying the output current, and outputs an output current detection signal representing the mirror current. A failure determination circuit determines whether a failure is occurring or has occurred in the source line or not by comparing the level of the output current detection signal with a prescribed threshold value. The output current detection circuit includes a transistor that generates a mirror current by receiving the differential signal at a gate thereof, and a variable resistance that generates an output current detection signal upon receiving the generated mirror current.Type: GrantFiled: July 20, 2022Date of Patent: August 15, 2023Assignee: LAPIS TECHNOLOGY CO., LTD.Inventor: Hiroyoshi Ichikura
-
Publication number: 20230034077Abstract: A display driver includes an amplifier circuit that outputs an output current based on a differential signal indicating a difference between a gradation voltage corresponding to a video signal and an output voltage to a source line of a display panel, thereby supplying the output voltage to the source line. An output current detection circuit generates a minor current by copying the output current, and outputs an output current detection signal representing the mirror current. A failure determination circuit determines whether a failure is occurring or has occurred in the source line or not by comparing the level of the output current detection signal with a prescribed threshold value. The output current detection circuit includes a transistor that generates a mirror current by receiving the differential signal at a gate thereof, and a variable resistance that generates an output current detection signal upon receiving the generated mirror current.Type: ApplicationFiled: July 20, 2022Publication date: February 2, 2023Applicant: LAPIS Technology Co., Ltd.Inventor: Hiroyoshi ICHIKURA
-
Patent number: 11508280Abstract: An operational amplifier has a first input terminal and an output terminal connected to a second input terminal of the operational amplifier, and output nodes connected to the source lines of a display panel. During a failure inspection mode, the connection between the output node and the output terminal of the operational amplifier included in another output circuit among one output circuit and the other output circuit is disconnected and the output node instead of the output terminal is connected to the second input terminal of the operational amplifier. A pair of source lines connected to the output nodes of the one output circuit and the other output circuit are linked to each other, and signals attained by acquiring and binarizing voltages outputted from the operational amplifier in the other output circuit as a monitor voltage at different timings are acquired as first and second failure determination signals.Type: GrantFiled: March 14, 2022Date of Patent: November 22, 2022Assignee: LAPIS TECHNOLOGY CO., LTD.Inventor: Hiroyoshi Ichikura
-
Publication number: 20220319375Abstract: An operational amplifier has a first input terminal and an output terminal connected to a second input terminal of the operational amplifier, and output nodes connected to the source lines of a display panel. During a failure inspection mode, the connection between the output node and the output terminal of the operational amplifier included in another output circuit among one output circuit and the other output circuit is disconnected and the output node instead of the output terminal is connected to the second input terminal of the operational amplifier. A pair of source lines connected to the output nodes of the one output circuit and the other output circuit are linked to each other, and signals attained by acquiring and binarizing voltages outputted from the operational amplifier in the other output circuit as a monitor voltage at different timings are acquired as first and second failure determination signals.Type: ApplicationFiled: March 14, 2022Publication date: October 6, 2022Applicant: LAPIS Technology Co., Ltd.Inventor: Hiroyoshi ICHIKURA
-
Publication number: 20220199048Abstract: A display driver drives a display device including a plurality of data lines and a demultiplexer. The demultiplexer includes a plurality of first switches connected to the respective plurality of data lines, and a series of driving voltages including a plurality of driving voltages is supplied via a first wiring. The demultiplexer supplies the plurality of driving voltages to the respective plurality of data lines via the plurality of first switches. The display driver includes: a voltage multiplexing part that generates the series of driving voltages; a second switch connected between the voltage multiplexing part and the first wiring; and a controller connected to the plurality of first switches and the second switch.Type: ApplicationFiled: April 10, 2020Publication date: June 23, 2022Applicant: LAPIS Semiconductor Co., Ltd.Inventor: Hiroyoshi ICHIKURA
-
Publication number: 20220172675Abstract: A display driving device includes a high voltage operating unit obtaining an operating current according to the application of the high power supply voltage from the first voltage application line; a low voltage operating unit that operates according to an application of a low power supply voltage to control the high voltage operating unit; a recycling circuit that receives the operating current from the high voltage operating unit via a relay coupling line and applies the low power supply voltage to the low voltage operating unit while supplying the received operating current to a reference potential line via the low voltage operating unit; and a current bypass circuit that flows a part of the operating current flowing through the relay coupling line into the reference potential line without supplying the part of the operating current to the recycling circuit according to a voltage increase in the low power supply voltage.Type: ApplicationFiled: March 30, 2020Publication date: June 2, 2022Applicant: LAPIS Semiconductor Co., Ltd.Inventor: Hiroyoshi ICHIKURA
-
Patent number: 11011111Abstract: A display driving device comprising: a high supply voltage operation unit that generates an operating current under application of a high supply voltage so as to supply driving voltages to a display panel; a low supply voltage operation unit that operates under the application of a low supply voltage lower than the high supply voltage and controls the high supply voltage operation unit; and a reuse circuit that receives the operating current from the high supply voltage operation unit and supplies the operating current to a ground side via the low supply voltage operation unit so as to apply the low supply voltage to the low supply voltage operation unit.Type: GrantFiled: February 12, 2020Date of Patent: May 18, 2021Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventors: Hiroyoshi Ichikura, Hiroki Aizawa, Takeshi Nosaka
-
Publication number: 20200184891Abstract: A display driving device comprising: a high supply voltage operation unit that generates an operating current under application of a high supply voltage so as to supply driving voltages to a display panel; a low supply voltage operation unit that operates under the application of a low supply voltage lower than the high supply voltage and controls the high supply voltage operation unit; and a reuse circuit that receives the operating current from the high supply voltage operation unit and supplies the operating current to a ground side via the low supply voltage operation unit so as to apply the low supply voltage to the low supply voltage operation unit.Type: ApplicationFiled: February 12, 2020Publication date: June 11, 2020Applicant: LAPIS Semiconductor Co., Ltd.Inventors: Hiroyoshi ICHIKURA, Hiroki AIZAWA, Takeshi NOSAKA
-
Patent number: 10580357Abstract: A display driving device comprising: a high supply voltage operation unit that generates an operating current under application of a high supply voltage so as to supply driving voltages to a display panel; a low supply voltage operation unit that operates under the application of a low supply voltage lower than the high supply voltage and controls the high supply voltage operation unit; and a reuse circuit that receives the operating current from the high supply voltage operation unit and supplies the operating current to a ground side via the low supply voltage operation unit so as to apply the low supply voltage to the low supply voltage operation unit.Type: GrantFiled: April 25, 2018Date of Patent: March 3, 2020Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventors: Hiroyoshi Ichikura, Hiroki Aizawa, Takeshi Nosaka
-
Publication number: 20190237012Abstract: A display driving device comprising: a high supply voltage operation unit that generates an operating current under application of a high supply voltage so as to supply driving voltages to a display panel; a low supply voltage operation unit that operates under the application of a low supply voltage lower than the high supply voltage and controls the high supply voltage operation unit; and a reuse circuit that receives the operating current from the high supply voltage operation unit and supplies the operating current to a ground side via the low supply voltage operation unit so as to apply the low supply voltage to the low supply voltage operation unit.Type: ApplicationFiled: April 25, 2018Publication date: August 1, 2019Applicant: LAPIS Semiconductor Co., Ltd.Inventors: Hiroyoshi ICHIKURA, Hiroki AIZAWA, Takeshi NOSAKA
-
Patent number: 10121721Abstract: A dummy bump electrode for heat-dissipating is provided on a surface of a semiconductor chip. The semiconductor chip is mounted on a wiring substrate. A lead line is formed on the wiring substrate. The heat-dissipating bump electrode and a lead line are connected to each other through a heat dissipation pattern, thereby efficiency of the heat dissipation is improved.Type: GrantFiled: December 10, 2015Date of Patent: November 6, 2018Assignee: LAPIS Semiconductor Co., Ltd.Inventor: Hiroyoshi Ichikura
-
Patent number: 9666143Abstract: An amplifying circuit includes a first differential amplifier (first differential pair) and a second differential amplifier (second differential pair) having an input capacitance smaller than the first differential amplifier. The amplifying circuit switches between the first differential amplifier (first differential pair) and the second differential amplifier (second differential pair) in response to an amplification mode setting signal to perform amplification processing of an input signal.Type: GrantFiled: September 15, 2015Date of Patent: May 30, 2017Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventors: Hiroyoshi Ichikura, Koji Higuchi
-
Patent number: 9537505Abstract: A data processing apparatus includes an inputting portion; a first retrieving portion; a second retrieving portion; a clock determining portion; a first serial parallel converting portion; a second serial parallel converting portion; and a combining portion. The inputting portion receives a serial data including a clock bit. The first retrieving portion obtains a first retrieved data. The second retrieving portion obtains a second retrieved data. The clock determining portion determines whether the clock bit is included in the first retrieved data or the second retrieved data. The first serial parallel converting portion performs parallel conversion to obtain a first parallel data. The second serial parallel converting portion performs parallel conversion to obtain a second parallel data. The combining portion combines the first parallel data and the second parallel data to output a parallel data.Type: GrantFiled: September 8, 2015Date of Patent: January 3, 2017Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventors: Hiroyoshi Ichikura, Kunihiro Harayama, Hideaki Hasegawa
-
Publication number: 20160172269Abstract: A dummy bump electrode for heat-dissipating is provided on a surface of a semiconductor chip. The semiconductor chip is mounted on a wiring substrate. A lead line is formed on the wiring substrate. The heat-dissipating bump electrode and a lead line are connected to each other through a heat dissipation pattern, thereby efficiency of the heat dissipation is improved.Type: ApplicationFiled: December 10, 2015Publication date: June 16, 2016Applicant: LAPIS Semiconductor Co., Ltd.Inventor: Hiroyoshi ICHIKURA
-
Publication number: 20160079926Abstract: An amplifying circuit includes a first differential amplifier (first differential pair) and a second differential amplifier (second differential pair) having an input capacitance smaller than the first differential amplifier. The amplifying circuit switches between the first differential amplifier (first differential pair) and the second differential amplifier (second differential pair) in response to an amplification mode setting signal to perform amplification processing of an input signal.Type: ApplicationFiled: September 15, 2015Publication date: March 17, 2016Applicant: LAPIS Semiconductor Co., Ltd.Inventors: Hiroyoshi ICHIKURA, Koji HIGUCHI
-
Publication number: 20160072522Abstract: A data processing apparatus includes an inputting portion; a first retrieving portion; a second retrieving portion; a clock determining portion; a first serial parallel converting portion; a second serial parallel converting portion; and a combining portion. The inputting portion receives a serial data including a clock bit. The first retrieving portion obtains a first retrieved data. The second retrieving portion obtains a second retrieved data. The clock determining portion determines whether the clock bit is included in the first retrieved data or the second retrieved data. The first serial parallel converting portion performs parallel conversion to obtain a first parallel data. The second serial parallel converting portion performs parallel conversion to obtain a second parallel data. The combining portion combines the first parallel data and the second parallel data to output a parallel data.Type: ApplicationFiled: September 8, 2015Publication date: March 10, 2016Inventors: Hiroyoshi ICHIKURA, Kunihiro HARAYAMA, Hideaki HASEGAWA
-
Patent number: 9070340Abstract: There is provided a driving device of a display device, including: a first switching portion; a second switching portion; and a control section that, when the potential of a drive signal line is lower than a target potential, operates the first switching portion by using, as a first reference potential, a potential that is less than or equal to the target potential and that is closest to the target potential, among predetermined n types (n?1) of potentials, and, when the potential of the drive signal line is higher than the target potential, operates the second switching portion by using, as a second reference potential, a potential that is greater than or equal to the target potential and that is closest to the target potential, among the n types of potentials.Type: GrantFiled: September 30, 2011Date of Patent: June 30, 2015Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventors: Hideaki Hasegawa, Hiroyoshi Ichikura, Kazuhide Aoyama
-
Patent number: 8736642Abstract: An offset-reducing output circuit of a source driver adapted to drive a liquid crystal device. The output circuit includes an operational amplifier having a non-inverting input to receive a reference voltage. The output circuit also includes input and output capacitors. One terminal of the input capacitor and one terminal of the output capacitor are connected to a node extending to an inverting input of the operational amplifier in at least a normal output operation mode. The output circuit also includes a switching circuit to short both terminals of the input capacitor and both terminals of the output capacitor in a reset operation so that the reference voltage is applied to the terminals of the input and output capacitors respectively. The switching device applies a gray scale voltage to an opposite terminal of the input capacitor in a normal operation mode.Type: GrantFiled: March 13, 2012Date of Patent: May 27, 2014Assignee: Lapis Semiconductor Co., Ltd.Inventors: Hiroyoshi Ichikura, Koji Yamazaki