Patents by Inventor Hisao Shigihara
Hisao Shigihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10157974Abstract: A semiconductor device includes a semiconductor substrate having a main surface, a first insulating film formed on the main surface, a first coil formed on the first insulating film, a second insulating film formed on the first coil and having a first main surface and first side surfaces continuous with the first main surface, a third insulating film formed on the first main surface of the second insulating film and having a second main surface and second side surfaces continuous with the second main surface, and a second coil formed on the second main surface of the third insulating film. The second insulating film and the third insulating film are formed as a laminated insulating film together. A thickness of the second coil is greater than a thickness of the first coil in a thickness direction of the semiconductor substrate.Type: GrantFiled: October 31, 2017Date of Patent: December 18, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takuo Funaya, Hiromi Shigihara, Hisao Shigihara
-
Publication number: 20180069073Abstract: A semiconductor device includes a semiconductor substrate having a main surface, a first insulating film formed on the main surface, a first coil formed on the first insulating film, a second insulating film formed on the first coil and having a first main surface and first side surfaces continuous with the first main surface, a third insulating film formed on the first main surface of the second insulating film and having a second main surface and second side surfaces continuous with the second main surface, and a second coil formed on the second main surface of the third insulating film. The second insulating film and the third insulating film are formed as a laminated insulating film together. A thickness of the second coil is greater than a thickness of the first coil in a thickness direction of the semiconductor substrate.Type: ApplicationFiled: October 31, 2017Publication date: March 8, 2018Inventors: Takuo Funaya, Hiromi Shigihara, Hisao SHIGIHARA
-
Patent number: 9818815Abstract: A semiconductor device includes a semiconductor substrate having a main surface; a first coil formed on the main surface; a first insulating film formed over the first coil and having a first main surface; a second insulating film formed on the first main surface of the first insulating film and having a second main surface; and a second coil formed on the second main surface of the second insulating film, wherein the first main surface of the first insulating film has a first area on which the second insulating film is formed, and has a second area without the first area in a plan view, and wherein the second insulating film is surrounded with the second area in the plane view.Type: GrantFiled: December 7, 2015Date of Patent: November 14, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takuo Funaya, Hiromi Shigihara, Hisao Shigihara
-
Patent number: 9704805Abstract: To provide a semiconductor device having improved reliability by improving a coupling property between a semiconductor chip and a bonding wire. A redistribution layer is comprised of a Cu film, an Ni film, and a Pd film which have been formed successively from the side of a semiconductor substrate. The Pd film on the uppermost surface is used as an electrode pad and a bonding wire made of Cu is coupled to the upper surface of the Pd film. The thickness of the Pd film is made smaller than that of the Ni film and the thickness of the Ni film is made smaller than that of the Cu film. The Cu film, the Ni film, and the Pd film have the same pattern shape in a plan view.Type: GrantFiled: April 27, 2016Date of Patent: July 11, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hisao Shigihara, Hiromi Shigihara, Akira Yajima, Hiroshi Tsukamoto
-
Publication number: 20160240484Abstract: To provide a semiconductor device having improved reliability by improving a coupling property between a semiconductor chip and a bonding wire. A redistribution layer is comprised of a Cu film, an Ni film, and a Pd film which have been formed successively from the side of a semiconductor substrate. The Pd film on the uppermost surface is used as an electrode pad and a bonding wire made of Cu is coupled to the upper surface of the Pd film. The thickness of the Pd film is made smaller than that of the Ni film and the thickness of the Ni film is made smaller than that of the Cu film. The Cu film, the Ni film, and the Pd film have the same pattern shape in a plan view.Type: ApplicationFiled: April 27, 2016Publication date: August 18, 2016Inventors: Hisao SHIGIHARA, Hiromi SHIGIHARA, Akira YAJIMA, Hiroshi TSUKAMOTO
-
Patent number: 9343395Abstract: To provide a semiconductor device having improved reliability by improving a coupling property between a semiconductor chip and a bonding wire. A redistribution layer is comprised of a Cu film, an Ni film, and a Pd film which have been formed successively from the side of a semiconductor substrate. The Pd film on the uppermost surface is used as an electrode pad and a bonding wire made of Cu is coupled to the upper surface of the Pd film. The thickness of the Pd film is made smaller than that of the Ni film and the thickness of the Ni film is made smaller than that of the Cu film. The Cu film, the Ni film, and the Pd film have the same pattern shape in a plan view.Type: GrantFiled: June 24, 2013Date of Patent: May 17, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hisao Shigihara, Hiromi Shigihara, Akira Yajima, Hiroshi Tsukamoto
-
Publication number: 20160087025Abstract: A semiconductor device includes a semiconductor substrate having a main surface; a first coil formed on the main surface; a first insulating film formed over the first coil and having a first main surface; a second insulating film formed on the first main surface of the first insulating film and having a second main surface; and a second coil formed on the second main surface of the second insulating film, wherein the first main surface of the first insulating film has a first area on which the second insulating film is formed, and has a second area without the first area in a plan view, and wherein the second insulating film is surrounded with the second area in the plane view.Type: ApplicationFiled: December 7, 2015Publication date: March 24, 2016Inventors: Takuo Funaya, Hiromi Shigihara, Hisao SHIGIHARA
-
Patent number: 9219108Abstract: A semiconductor device including a semiconductor substrate having a main surface; a first insulating layer formed on the main surface and having a first main surface, the first main surface including a first region and a second region without the first area; a first coil formed on the first region of the first insulating layer; a plurality of first wirings formed on the second region of the first insulating layer; a second insulating layer formed on the first coil and on the first wirings, the second insulating layer having a second main surface; a third insulating layer formed on the second main surface above the first region of the first insulating layer and having a third main surface; and a second coil formed on the third main surface of the third insulating layer.Type: GrantFiled: February 18, 2015Date of Patent: December 22, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takuo Funaya, Hiromi Shigihara, Hisao Shigihara
-
Publication number: 20150162395Abstract: A semiconductor device including a semiconductor substrate having a main surface; a first insulating layer formed on the main surface and having a first main surface, the first main surface including a first region and a second region without the first area; a first coil formed on the first region of the first insulating layer; a plurality of first wirings formed on the second region of the first insulating layer; a second insulating layer formed on the first coil and on the first wirings, the second insulating layer having a second main surface; a third insulating layer formed on the second main surface above the first region of the first insulating layer and having a third main surface; and a second coil formed on the third main surface of the third insulating layer.Type: ApplicationFiled: February 18, 2015Publication date: June 11, 2015Inventors: Takuo Funaya, Hiromi Shigihara, Hisao Shigihara
-
Patent number: 8987861Abstract: Characteristics of a semiconductor device are improved. A semiconductor device has a laminated insulating film formed above a lower-layer inductor. This laminated insulating film includes a first polyimide film, and a second polyimide film formed on the first polyimide film and having a second step between the first polyimide film and the second polyimide film. An upper-layer inductor is formed on the laminated insulating film. Since such a laminated structure of the first and second polyimide films is adopted, the film thickness of the insulating film between the lower-layer and upper-layer inductors can be increased, so that withstand voltage can be improved. Further, the occurrence of a depression or peeling-off due to defective exposure can be reduced, and step disconnection of a Cu (copper) seed layer or a plating defect due to the step disconnection can also be reduced.Type: GrantFiled: December 13, 2013Date of Patent: March 24, 2015Assignee: Renesas Electronics CorporationInventors: Takuo Funaya, Hiromi Shigihara, Hisao Shigihara
-
Publication number: 20140175602Abstract: Characteristics of a semiconductor device are improved. A semiconductor device has a laminated insulating film formed above a lower-layer inductor. This laminated insulating film includes a first polyimide film, and a second polyimide film formed on the first polyimide film and having a second step between the first polyimide film and the second polyimide film. An upper-layer inductor is formed on the laminated insulating film. Since such a laminated structure of the first and second polyimide films is adopted, the film thickness of the insulating film between the lower-layer and upper-layer inductors can be increased, so that withstand voltage can be improved. Further, the occurrence of a depression or peeling-off due to defective exposure can be reduced, and step disconnection of a Cu (copper) seed layer or a plating defect due to the step disconnection can also be reduced.Type: ApplicationFiled: December 13, 2013Publication date: June 26, 2014Applicant: Renesas Electronics CorporationInventors: Takuo Funaya, Hiromi Shigihara, Hisao Shigihara
-
Publication number: 20140021618Abstract: To provide a semiconductor device having improved reliability by improving a coupling property between a semiconductor chip and a bonding wire. A redistribution layer is comprised of a Cu film, an Ni film, and a Pd film which have been formed successively from the side of a semiconductor substrate. The Pd film on the uppermost surface is used as an electrode pad and a bonding wire made of Cu is coupled to the upper surface of the Pd film. The thickness of the Pd film is made smaller than that of the Ni film and the thickness of the Ni film is made smaller than that of the Cu film. The Cu film, the Ni film, and the Pd film have the same pattern shape in a plan view.Type: ApplicationFiled: June 24, 2013Publication date: January 23, 2014Inventors: Hisao SHIGIHARA, Hiromi SHIGIHARA, Akira YAJIMA, Hiroshi TSUKAMOTO
-
Patent number: 8592984Abstract: To suppress peeling of an Au pad for external coupling provided in a rewiring containing Cu as a main component. On the surface of a rewiring including a two-layer film in which a first Ni film is laminated on the top of a Cu film, a pad to which a wire is coupled is formed. The pad includes a two-layer film in which an Au film is laminated on the top of a second Ni film and formed integrally so as to cover the top surface and the side surface of the rewiring. Due to this, the area of contact between the rewiring and the pad increases, and therefore, the pad becomes difficult to be peeled off from the rewiring.Type: GrantFiled: June 14, 2011Date of Patent: November 26, 2013Assignee: Renesas Electronics CorporationInventors: Hiromi Shigihara, Akira Yajima, Hisao Shigihara, Hiroshi Tsukamoto
-
Patent number: 8435868Abstract: With a general wafer level package process, in order to prevent corrosion of an aluminum type pad electrode in a scribe region in a plating process, the pad electrode is covered with a pad protective resin film at the same layer as an organic type protective film in a product region. However, this makes it impossible to perform the probe test on the pad electrode in the scribe region after rewiring formation. The present invention provides a method for manufacturing a semiconductor integrated circuit device of a wafer level package system. The organic type protective films in the chip regions and the scribe region are mutually combined to form an integral film pattern. In a pelletization step, the surface layer portion including the organic type protective film at the central part of the scribe region is first removed by laser grooving, to form a large-width groove. Then, a dicing processing of the central part in this groove results in separation into the chip regions.Type: GrantFiled: December 30, 2009Date of Patent: May 7, 2013Assignee: Renesas Electronics CorporationInventors: Hisao Shigihara, Hiromi Shigihara, Akira Yajima
-
Publication number: 20120235278Abstract: Adhesive strength between a rewiring and a solder bump is improved in a semiconductor integrated circuit device in which a bump electrode is connected to a land section of the rewiring. The land section 20A of the rewiring 20 is formed by a five-layer metal film (a barrier metal film 13, a seed film 14, a Cu film 15, a first Ni film 16, and a second Ni film 17) constituting the rewiring 20, the uppermost-layer second Ni film 17 has a larger area than that of the other metal films (the barrier metal film 13, the seed film 14, the Cu film 15, and the first Ni film 16). A solder bump 21 is connected to the surface of the second Ni film 17. At the end portion of the solder bump 21, a polyimide resin film 22 is formed directly under the second Ni film 17.Type: ApplicationFiled: February 27, 2012Publication date: September 20, 2012Inventors: Hisao Shigihara, Hiromi Shigihara, Akira Yajima
-
Publication number: 20110304049Abstract: To suppress peeling of an Au pad for external coupling provided in a rewiring containing Cu as a main component. On the surface of a rewiring including a two-layer film in which a first Ni film is laminated on the top of a Cu film, a pad to which a wire is coupled is formed. The pad includes a two-layer film in which an Au film is laminated on the top of a second Ni film and formed integrally so as to cover the top surface and the side surface of the rewiring. Due to this, the area of contact between the rewiring and the pad increases, and therefore, the pad becomes difficult to be peeled off from the rewiring.Type: ApplicationFiled: June 14, 2011Publication date: December 15, 2011Inventors: Hiromi SHIGIHARA, Akira Yajima, Hisao Shigihara, Hiroshi Tsukamoto
-
Publication number: 20100301459Abstract: The warpage of a semiconductor wafer or a semiconductor chip is inhibited. A method includes a step of successively forming, pads formed over the main surface of the semiconductor chip, an insulation layer formed by covering the main surface such that the pads are exposed, an insulation film formed over the insulation layer such that the pads are exposed, rewirings formed over the insulation film and electrically coupled with the pads, respectively, an insulation film formed over each rewirings such that portions of the rewirings are exposed, and bumps respectively bonded with the regions of the rewirings exposed from the insulation film. Any one of the insulation film and the insulation layer is formed such that a portion of an insulation layer or the insulation film formed closer to the back surface side than the insulation film or the insulation layer is exposed.Type: ApplicationFiled: May 19, 2010Publication date: December 2, 2010Inventors: Toshihiko Akiba, Kenji Kozu, Hisao Shigihara
-
Publication number: 20100181650Abstract: With a general wafer level package process, in order to prevent corrosion of an aluminum type pad electrode in a scribe region in a plating process, the pad electrode is covered with a pad protective resin film at the same layer as an organic type protective film in a product region. However, this makes it impossible to perform the probe test on the pad electrode in the scribe region after rewiring formation. The present invention provides a method for manufacturing a semiconductor integrated circuit device of a wafer level package system. The organic type protective films in the chip regions and the scribe region are mutually combined to form an integral film pattern. In a pelletization step, the surface layer portion including the organic type protective film at the central part of the scribe region is first removed by laser grooving, to form a large-width groove. Then, a dicing processing of the central part in this groove results in separation into the chip regions.Type: ApplicationFiled: December 30, 2009Publication date: July 22, 2010Inventors: Hisao SHIGIHARA, Hiromi Shigihara, Akira Yajima
-
Publication number: 20090315179Abstract: A semiconductor device having projection electrodes with a narrow pad pitch, and a method of forming such semiconductor device, are provided. On a semiconductor wafer, a polyimide film, which does not cover each of a plurality of lands, is prepared between the respective lands which adjoin each other among the plurality of lands on the main surface of the semiconductor wafer. A soldering paste material is applied by a printing method, via a mask for printing, on each of a plurality of lands after polyimide film formation, and a solder bump is formed by performing heat curing of the soldering paste material after removing the mask for printing. The solder bump can be provided without generating an electric short circuit between bumps even in the case of a narrow pad pitch.Type: ApplicationFiled: August 26, 2009Publication date: December 24, 2009Inventors: Hiromi SHIGIHARA, Hisao Shigihara, Akira Yajima
-
Publication number: 20060131365Abstract: Realization of the projection electrode formation with a narrow pad pitch is planned. In preparing a semiconductor wafer, by forming a polyimide film, which does not cover each of a plurality of lands, between the respective lands which adjoin each other among the plurality of lands on the main surface of the semiconductor wafer, applying a soldering paste material with the printing method via the mask for printing on each of a plurality of lands after polyimide film formation, and forming a solder bump by performing heat curing of the soldering paste material after removing the mask for printing, a solder bump can be formed without generating a electric short circuit between bumps even in the case of a narrow pad pitch.Type: ApplicationFiled: December 15, 2005Publication date: June 22, 2006Inventors: Hiromi Shigihara, Hisao Shigihara, Akira Yajima