Patents by Inventor Hitomi Sakurai
Hitomi Sakurai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11043434Abstract: In a manufacturing step in which a structure of target of screening is formed on a semiconductor substrate in the middle of manufacturing process before a semiconductor device is finished, screening of potential defects of a gate insulating film is performed for each wafer at one time so that the semiconductor device is caused to appear as an initial defective product when the finished semiconductor device is subjected to an electrical characteristic test. Provided are a semiconductor device, and a method of manufacturing a semiconductor device which enables reliable screening of potential defects in a short period of time.Type: GrantFiled: January 15, 2020Date of Patent: June 22, 2021Assignee: ABLIC INC.Inventors: Hitomi Sakurai, Masaru Akino
-
Publication number: 20200152529Abstract: In a manufacturing step in which a structure of target of screening is formed on a semiconductor substrate in the middle of manufacturing process before a semiconductor device is finished, screening of potential defects of a gate insulating film is performed for each wafer at one time so that the semiconductor device is caused to appear as an initial defective product when the finished semiconductor device is subjected to an electrical characteristic test. Provided are a semiconductor device, and a method of manufacturing a semiconductor device which enables reliable screening of potential defects in a short period of time.Type: ApplicationFiled: January 15, 2020Publication date: May 14, 2020Applicant: ABLIC Inc.Inventors: Hitomi SAKURAI, Masaru AKINO
-
Patent number: 10580708Abstract: In a manufacturing step in which a structure of target of screening is formed on a semiconductor substrate in the middle of manufacturing process before a semiconductor device is finished, screening of potential defects of a gate insulating film is performed for each wafer at one time so that the semiconductor device is caused to appear as an initial defective product when the finished semiconductor device is subjected to an electrical characteristic test. Provided are a semiconductor device, and a method of manufacturing a semiconductor device which enables reliable screening of potential defects in a short period of time.Type: GrantFiled: February 14, 2018Date of Patent: March 3, 2020Assignee: ABLIC INC.Inventors: Hitomi Sakurai, Masaru Akino
-
Patent number: 10497662Abstract: In order to inhibit forming cracks under a pad opening during ball bonding without increasing a chip size, a protective film includes a pad opening that exposes a part of a topmost layer metal film of the chip. A second metal film provided under the pad opening has a ring shape that defines a rectangular opening under the pad opening. The opening edge of the opening in the second metal film extends inwardly beyond the edge of the overlying pad opening. Vias connect the second metal film and the topmost layer metal film, and all of these vias are located outside the pad opening in plan view.Type: GrantFiled: January 24, 2018Date of Patent: December 3, 2019Assignee: ABLIC Inc.Inventors: Tomomitsu Risaki, Shoji Nakanishi, Hitomi Sakurai, Koichi Shimazaki
-
Publication number: 20180294243Abstract: In order to inhibit forming cracks under a pad opening during ball bonding without increasing a chip size, a protective film includes a pad opening that exposes a part of a topmost layer metal film. A second metal film provided under the pad opening has a ring shape that defines a rectangular opening under the pad opening. The opening edge of the opening in the second metal film extends inwardly beyond the edge of the overlying pad opening.Type: ApplicationFiled: January 24, 2018Publication date: October 11, 2018Inventors: Tomomitsu RISAKI, Shoji NAKANISHI, Hitomi SAKURAI, Koichi SHIMAZAKI
-
Publication number: 20180240721Abstract: In a manufacturing step in which a structure of target of screening is formed on a semiconductor substrate in the middle of manufacturing process before a semiconductor device is finished, screening of potential defects of a gate insulating film is performed for each wafer at one time so that the semiconductor device is caused to appear as an initial defective product when the finished semiconductor device is subjected to an electrical characteristic test. Provided are a semiconductor device, and a method of manufacturing a semiconductor device which enables reliable screening of potential defects in a short period of time.Type: ApplicationFiled: February 14, 2018Publication date: August 23, 2018Inventors: Hitomi SAKURAI, Masaru AKINO
-
Patent number: 9865463Abstract: In a method of manufacturing a semiconductor device, a first photoresist layer is applied on a polycrystalline silicon layer formed on a semiconductor substrate. The first photoresist layer is then patterned and cured with UV rays. The polycrystalline silicon layer is etched, using the first photoresist layer as a mask, to form a gate electrode and a resistive film of the polycrystalline silicon layer. A second photoresist layer is applied on the cured first photoresist layer and patterned to form an opening portion exposing the first photoresist layer. Impurities are ion implanted through the opening portion in the polycrystalline silicon layer. The channeling of impurities implanted during the ion implantation is suppressed by the cured first photoresist layer.Type: GrantFiled: June 27, 2016Date of Patent: January 9, 2018Assignee: SII Semiconductor CorporationInventor: Hitomi Sakurai
-
Publication number: 20170005174Abstract: Provided is a method of manufacturing a semiconductor device, for suppressing channeling that may occur during ion implantation to a polycrystalline silicon layer (4), the method including: exposing, in an opening portion formed in a second photoresist layer (8), a first photoresist layer (5) that has been used for patterning the polycrystalline silicon layer (4); and implanting impurities by ion implantation with the first photoresist layer (5) being a mask for a gate electrode (4-1) formed of the polycrystalline silicon layer (4).Type: ApplicationFiled: June 27, 2016Publication date: January 5, 2017Inventor: Hitomi SAKURAI
-
Patent number: 9337077Abstract: A semiconductor device includes a P-type semiconductor substrate including a pad, a ground pad, and a power supply pad, a first N-type diffusion region formed on the P-type semiconductor substrate and connected to the pad, an internal circuit region formed on the P-type semiconductor substrate, and a minority carrier capture region formed between the first N-type diffusion region and the internal circuit region for capturing minority carriers in the P-type semiconductor substrate caused by a surge to the pad. The minority carrier capture region has a triple guard ring including a first P-type diffusion region, a second P-type diffusion region, and a second N-type diffusion region located between the first P-type diffusion region and the second P-type diffusion region. Each of the first P-type diffusion region and the second P-type diffusion region is connected to the ground pad respectively through metal film wirings that are separately formed.Type: GrantFiled: December 19, 2013Date of Patent: May 10, 2016Assignee: SII Semiconductor CorporationInventors: Hitomi Sakurai, Yoshitsugu Hirose
-
Publication number: 20150162296Abstract: In order to inhibit a crack under a pad opening without increasing a chip size, a protective film (6) includes a pad opening (9) that exposes a part of a topmost layer metal film (3). The pad opening (9) is rectangular and square, and has an opening width of d0. A second metal film (2) has an opening under the pad opening (9). The opening is rectangular and square, and has an opening width of d4. A distance between an opening edge of the protective film (6) and an opening edge of the second metal film (2) is d3. The second metal film (2) has a rectangular donut shape, and protrudes to an inner side of the pad opening (9) by the distance d3.Type: ApplicationFiled: May 21, 2013Publication date: June 11, 2015Inventors: Tomomitsu Risaki, Shoji Nakanishi, Hitomi Sakurai, Koichi Shimazaki
-
Publication number: 20140175552Abstract: Provided is a semiconductor device capable of suppressing latch-up generation and formed within a small area. In a minority carrier capture region, a P-type diffusion region (22), an N-type well (24), and a P-type diffusion region (25) are formed on a surface of a P-type semiconductor substrate (27). An N-type diffusion region (23) is formed on a surface of the N-type well (24). And the N-type well (24) is located between the P-type diffusion region (22) and the P-type diffusion region (25). The P-type diffusion region (22) and the P-type diffusion region (25) are each connected to a ground pad (12) not by the shortest distance but respectively through metal film wirings arranged in a diverted way.Type: ApplicationFiled: December 19, 2013Publication date: June 26, 2014Applicant: SEIKO INSTRUMENTS INC.Inventors: Hitomi SAKURAI, Yoshitsugu HIROSE
-
Patent number: 7939874Abstract: A semiconductor device has semiconductor elements formed on a silicon substrate. A first one of the semiconductor elements has a region formed with a surface orientation of <100>. A second one of the semiconductor elements has a region formed with a surface orientation of <110>or <111>. A third one of the semiconductor elements has a region formed with a surface orientation different from the respective surface orientations of the regions of the first and second semiconductor elements.Type: GrantFiled: February 5, 2008Date of Patent: May 10, 2011Assignee: Seiko Instruments Inc.Inventor: Hitomi Sakurai
-
Publication number: 20080197395Abstract: In order to effectively miniaturize elements of a semiconductor device while improving the characteristics of each semiconductor element on a single chip of a silicon substrate or without impairing the characteristics, at least three different silicon surface directions are applied to the elements. Accordingly, at least the characteristics required for each element, on which the surface directions have influence, can be determined as the best characteristics.Type: ApplicationFiled: February 5, 2008Publication date: August 21, 2008Inventor: Hitomi Sakurai
-
Patent number: 7166901Abstract: A semiconductor device comprises a semiconductor substrate having a high voltage region and a low voltage region, at least a pair of adjacent high voltage MOS transistors disposed on the high voltage region of the semiconductor substrate, and low voltage MOS transistors disposed on the low voltage region of the semiconductor substrate. A first element isolator comprises a first shallow trench disposed on a surface of the low voltage, region of the semiconductor substrate, and a first dielectric embedded in the first shallow trench. A pair of second element isolators comprises two second shallow trenches spaced apart at an interval between a source region or a drain region of the pair of the adjacent high voltage MOS transistors and a source or a drain region of the other of the pair of the adjacent high voltage MOS transistors, and a second dielectric embedded in each of the second shallow trenches.Type: GrantFiled: September 27, 2004Date of Patent: January 23, 2007Assignees: Seiko Instruments Inc., Silterra Malaysia Sdh. BhdInventors: Naoto Inoue, Hitomi Sakurai, Min Paek, Sang Yeon Kim, In Ki Kim
-
Publication number: 20050116265Abstract: In a semiconductor device in which high voltage MOS transistors and low voltage MOS transistors are mixedly mounted, a process is simplified and miniaturization thereof is achieved, without causing a parasitic transistor operation. An active region doped with a low impurity concentration of an impurity is formed in a channel region of a parasitic MOS transistor between two STI (shallow trench isolation) regions, and current flow between a source and a drain of the parasitic MOS transistor is cut off in a semiconductor device in which a high voltage MOS transistor and a microscopic low voltage MOS transistor are mixedly mounted on the same semiconductor substrate.Type: ApplicationFiled: September 27, 2004Publication date: June 2, 2005Inventors: Naoto Inoue, Hitomi Sakurai, Min Paek, Sang Kim, In Kim
-
Publication number: 20040058558Abstract: To provide a manufacturing method for a semiconductor device, with which it is possible to prevent silicon oxynitride formed upon nitriding a first gate oxide film from inhibiting oxidation of a second gate oxide film to keep a high reliability of the second gate oxide film. When a first gate insulating film is removed for forming the second gate oxide film or when a silicon substrate is washed just before the formation of the second gate oxide film, treatment with an ammonia-hydrogen peroxide solution is added, whereby a silicon oxynitride film at a site where the second gate oxide film is formed can be removed prior to the formation of the second gate oxide film.Type: ApplicationFiled: July 10, 2003Publication date: March 25, 2004Inventor: Hitomi Sakurai