Patents by Inventor Hitoshi Abiko
Hitoshi Abiko has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7719042Abstract: A lower electrode projects outward from a common end face of an upper electrode and a capacitor film. A protective film, which is made of a different material from the capacitor film, is deposited on top of a part of the lower electrode outside the end face. The protective film also extends to the position at a certain distance inward from the end face, so that it is placed between the capacitor film and the lower electrode. The capacitor film thereby has a stepped surface near the end face due to the presence of the protective film, which suppresses the progress of damage during etching of the upper electrode and the capacitor film. Further, the protective film prevents the occurrence of damage in the lower electrode.Type: GrantFiled: June 15, 2007Date of Patent: May 18, 2010Assignee: NEC Electronics CorporationInventors: Yasuhiro Kawakatsu, Hitoshi Abiko, Hirofumi Nikaido, Nobuyuki Katsuki, Michihiro Kobayashi
-
Patent number: 7701026Abstract: A backside imaging device includes a bump that is disposed overlapping with a sensor array region or a photodiode in a planar view. By this configuration, the bump becomes a support, and the semiconductor substrate is prevented from being damaged because of a bending applied to the semiconductor substrate.Type: GrantFiled: March 2, 2007Date of Patent: April 20, 2010Assignee: NEC Electronics CorporationInventor: Hitoshi Abiko
-
Publication number: 20090085124Abstract: A semiconductor storage device includes: a storage circuit, an access control circuit, a ground voltage supplying region, and a polysilicon portion. The storage circuit stores data. The access control circuit includes a first access transistor and a second access transistor and controls reading and writing of the data. The ground voltage supplying region supplies a ground voltage to the storage circuit and the access control circuit. The polysilicon portion connects a first gate electrode included in the first access transistor and a second gate electrode included in the second access transistor, and is composed of a semiconductor of a second conductive type. The ground voltage supplying region is connected to a ground voltage supplying contact which supplies the ground voltage, and includes: a first portion composed of a semiconductor of the second conductive type, and a second portion composed of a semiconductor of a first conductive type.Type: ApplicationFiled: September 22, 2008Publication date: April 2, 2009Applicant: NEC Electronics CorporationInventor: Hitoshi Abiko
-
Publication number: 20080001197Abstract: A lower electrode projects outward from a common end face of an upper electrode and a capacitor film. A protective film, which is made of a different material from the capacitor film, is deposited on top of a part of the lower electrode outside the end face. The protective film also extends to the position at a certain distance inward from the end face, so that it is placed between the capacitor film and the lower electrode. The capacitor film thereby has a stepped surface near the end face due to the presence of the protective film, which suppresses the progress of damage during etching of the upper electrode and the capacitor film. Further, the protective film prevents the occurrence of damage in the lower electrode.Type: ApplicationFiled: June 15, 2007Publication date: January 3, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Yasuhiro Kawakatsu, Hitoshi Abiko, Hirofumi Nikaido, Nobuyuki Katsuki, Michihiro Kobayashi
-
Publication number: 20070215922Abstract: A backside imaging device includes a bump that is disposed overlapping with a sensor array region or a photodiode in a planar view. By this configuration, the bump becomes a support, and the semiconductor substrate is prevented from being damaged because of a bending applied to the semiconductor substrate.Type: ApplicationFiled: March 2, 2007Publication date: September 20, 2007Inventor: Hitoshi Abiko
-
Publication number: 20050205918Abstract: A semiconductor device can be stably provided a capacitor inside a lower layer interconnect with a simple process. In the semiconductor device, a lower electrode, an etching stopper film, and a first insulating film are provided on a silicon substrate in this order. A connection plug coming into contact with an upper face of the lower electrode is provided in the first insulating film. A capacitor element is formed upon providing a capacitor film and a metal film disposed in beside the connection plug in this order.Type: ApplicationFiled: March 16, 2005Publication date: September 22, 2005Inventor: Hitoshi Abiko
-
Publication number: 20030146480Abstract: A metal gate MISFET comprises a metal gate electrode on a semiconductor substrate, a side wall insulation film, and a source-drain region which is formed on the surface of the semiconductor substrate on both sides of the side wall insulation film. Then, a cobalt silicide film is formed on the source-drain region. In this step of manufacturing the MISFET, since the cobalt silicide film is sealed with the silicon nitride film at the time of oxidizing the surface of the substrate of a gate portion, the property of the cobalt silicide film will never be deteriorated. As a consequence, the metal-gate field effect transistor having a low parasitic resistance of the source-drain region can be obtained.Type: ApplicationFiled: February 10, 2003Publication date: August 7, 2003Applicant: NEC CORPORATIONInventor: Hitoshi Abiko
-
Publication number: 20030127679Abstract: In a memory cell area (A) of a semiconductor storage device, a capacitor (8) formed on a first insulating layer (5) formed so as to cover MOS transistors (3, 4) includes a pillar-shaped insulating member (8a), a first capacitance electrode (8b) formed on the side surface of the pillar-shaped insulating member (8a), a capacitance insulating film (8c) formed on the first capacitance electrode (8b) and a second capacitance electrode (8d) formed on the capacitance insulating film (8c). A conductive member (7) for connecting the source or drain (3a) of the MOS transistor (3) to the first capacitance electrode (8b) is filled in a connection opening (6) formed in the first insulating layer (5).Type: ApplicationFiled: February 27, 2003Publication date: July 10, 2003Applicant: NEC Electronics CorporationInventor: Hitoshi Abiko
-
Patent number: 6559495Abstract: In a memory cell area (A) of a semiconductor storage device, a capacitor (8) formed on a first insulating layer (5) formed so as to cover MOS transistors (3, 4) includes a pillar-shaped insulating member (8a), a first capacitance electrode (8b) formed on the side surface of the pillar-shaped insulating member (8a), a capacitance insulating film (8c) formed on the first capacitance electrode (8b) and a second capacitance electrode (8d) formed on the capacitance insulating film (8c). A conductive member (7) for connecting the source or drain (3a) of the MOS transistor (3) to the first capacitance electrode (8b) is filled in a connection opening (6) formed in the first insulating layer (5).Type: GrantFiled: September 22, 2000Date of Patent: May 6, 2003Assignee: NEC Electronics CorporationInventor: Hitoshi Abiko
-
Patent number: 6544827Abstract: A metal gate MISFET comprises a metal gate electrode on a semiconductor substrate, a side wall insulation film, and a source-drain region which is formed on the surface of the semiconductor substrate on both sides of the side wall insulation film. Then, a cobalt silicide film is formed on the source-drain region. In this step of manufacturing the MISFET, since the cobalt silicide film is sealed with the silicon nitride film at the time of oxidizing the surface of the substrate of a gate portion, the property of the cobalt silicide film will never be deteriorated. As a consequence, the metal-gate field effect transistor having a low parasitic resistance of the source-drain region can be obtained.Type: GrantFiled: July 2, 2001Date of Patent: April 8, 2003Assignee: NEC CorporationInventor: Hitoshi Abiko
-
Publication number: 20010038136Abstract: A metal gate MISFET comprises a metal gate electrode on a semiconductor substrate, a side wall insulation film, and a source-drain region which is formed on the surface of the semiconductor substrate on both sides of the side wall insulation film. Then, a cobalt silicide film is formed on the source-drain region. In this step of manufacturing the MISFET, since the cobalt silicide film is sealed with the silicon nitride film at the time of oxidizing the surface of the substrate of a gate portion, the property of the cobalt silicide film will never be deteriorated. As a consequence, the metal-gate field effect transistor having a low parasitic resistance of the source-drain region can be obtained.Type: ApplicationFiled: July 2, 2001Publication date: November 8, 2001Applicant: NEC CORPORATIONInventor: Hitoshi Abiko
-
Patent number: 6309515Abstract: There is provided a method for manufacturing a semiconductor device for forming a silicide layer of metal of high melting point, wherein the metal of high melting point is processed in sputtering under a condition in which no deterioration is produced by the sputtering apparatus. There is also provided a sputtering apparatus for manufacturing semiconductor device. In the method of the present invention, a high melting point metal is accumulated on a silicon substrate formed with a gate electrode of a semiconductor element to form a metallic film of high melting point, thereafter it is heat treated to form a silicide layer of the high melting point metal at an interface layer with the metallic film with high melting point, and in this case, the metallic film of high melting point is accumulated in sputtering by a magnetron sputtering device under a condition in which an electrical load amount Q reaching to the gate electrode is less than 5 C/cm2.Type: GrantFiled: October 29, 1998Date of Patent: October 30, 2001Assignee: NEC CorporationInventors: Ken Inoue, Hitoshi Abiko, Minoru Higuchi
-
Patent number: 6281094Abstract: In a method of fabricating a semiconductor device by the use of a semiconductor substrate (1), boron ions (4) are implanted into the semiconductor substrate from a trench (3) which is formed to the semiconductor substrate. The trench is defined by a plurality of side surfaces and a bottom surface extending between the side surfaces. The boron ions are implanted through all of the side surfaces and the bottom surface. It is preferable that isolating material is filled into the trench to produce a trench isolation extending over a p-well (7) and a n-well (8).Type: GrantFiled: May 21, 1998Date of Patent: August 28, 2001Assignee: NEC CorporationInventors: Hitoshi Abiko, Minoru Higuchi
-
Patent number: 6051472Abstract: A semiconductor device of the present invention and using trench isolation includes contact holes. Spacers are formed on the shoulder portions of a device region exposed in the contact holes. To form the spacers, a silicon oxide film is formed and then etched by anisotropic etching such that the film does not fill up the contact holes. The anisotropic etching may be effected after oxidation. With this structure, it is possible to prevent junction leakage current from increasing.Type: GrantFiled: September 25, 1997Date of Patent: April 18, 2000Assignee: NEC CorporationInventors: Hitoshi Abiko, Isami Sakai
-
Patent number: 5937286Abstract: To form a device isolating deep trench adjacent to a well, the deep trench is formed by using, as a mask, a photoresist mask used for forming the well and a silicon oxide film or a polysilicon film formed on a semiconductor substrate and patterned by an etching using another photoresist mask which was used for forming an adjacent well, or two patterned insulating layers formed on the semiconductor substrate. Thus, the deep trench for the device isolation can be formed without adding a photoresist step for forming a trench formation pattern. In addition, since a lift-off process is not used for forming the deep trench, an isolation trench having a narrow width can be formed, and also, there does not occur the re-deposition of the peeled-off plasma CVD insulating film onto the semiconductor substrate, with the result that the stability in manufacturing the semiconductor device is remarkably elevated.Type: GrantFiled: June 1, 1998Date of Patent: August 10, 1999Assignee: NEC CorporationInventor: Hitoshi Abiko
-
Patent number: 5691225Abstract: A semiconductor device having a CMOS structure having a low resistivity silicide layer in a source/drain region is fabricated. To realize silicide formation for resistivity reduction of the n-type source/drain region, an impurity-free silicon layer is formed thereon before forming a high melting point metal silicide layer. For the n-type source/drain region, ion implantation is made through the silicon layer. It is thus possible to obtain a shallow junction of the p-type source/drain region, prevent ion implantation time increase and obtain quick fabrication without reducing the ion implantation energy.Type: GrantFiled: October 30, 1996Date of Patent: November 25, 1997Assignee: NEC CorporationInventor: Hitoshi Abiko
-
Patent number: 5677233Abstract: When an isolating oxide is formed in a silicon substrate, a side wall is formed on the inner wall of a mask consisting of a lower silicon oxide layer and an upper silicon nitride layer for forming a groove in the silicon substrate in such a manner as to be laterally spaced from the inner wall of the upper silicon nitride layer, and the isolating oxide is formed from a silicon oxide layer deposited over the mask after removal of the side wall by using a polishing, thereby preventing the isolating oxide from undesirable side etching during an etching step for the lower silicon oxide layer.Type: GrantFiled: December 24, 1996Date of Patent: October 14, 1997Assignee: NEC CorporationInventor: Hitoshi Abiko