Patents by Inventor Hitoshi Tanaka
Hitoshi Tanaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10824077Abstract: An exposure device is provided, including: a body tube depressurized to produce a vacuum state therein; a plurality of charged particle beam sources that are provided in the body tube, and emit a plurality of charged particle beams in a direction of extension of the body tube; a plurality of electromagnetic optical elements, each being corresponding to one of the plurality of charged particle beams in the body tube, and controls the one of the plurality of charged particle beams; first and second partition walls that are arranged separately from each other in the direction of extension in the body tube, and form non-vacuum spaces between at least parts of the first and second partition walls; and a depressurization pump that depressurizes a non-vacuum space that contacts the first partition wall and a non-vacuum space that contacts the second partition wall to an air pressure between zero and atmospheric pressure.Type: GrantFiled: April 11, 2017Date of Patent: November 3, 2020Assignee: ADVANTEST CORPORATIONInventors: Youichi Shimizu, Hitoshi Tanaka
-
Patent number: 10825487Abstract: Apparatuses and methods for generating a voltage are described. An example apparatus includes first, second, and third bias circuits configured to provide first, second, and third bias signals, respectively. The example apparatus further includes a voltage output circuit configured to receive the first, second, and third bias signals. The voltage output circuit includes an output circuit and a current circuit. The output circuit includes an output node, a first node, and an input circuit configured to receive the first bias signal. The output circuit is configured to provide an output voltage at the output node having a magnitude based on the magnitude of the first bias signal. The current circuit includes a first transistor configured to receive the second bias signal and further includes a second transistor configured to receive the third bias signal. The first transistor and second transistor are coupled in parallel and to the first node.Type: GrantFiled: June 7, 2019Date of Patent: November 3, 2020Assignee: Micron Technology, Inc.Inventors: Hitoshi Tanaka, Yasunori Orito
-
Publication number: 20200301183Abstract: According to one embodiment, a display device includes a gate line extending in a first direction, first and second source lines crossing the gate line and arranged in the first direction, a first light-shielding layer having first and second openings, and an oxide semiconductor layer crossing the gate line, and in the display device, the first opening and the second opening are arranged in a second direction crossing the first direction between the first source line and the second source line, the gate line is located between the first opening and the second opening, and the oxide semiconductor layer has a first overlapping portion overlapping the first opening.Type: ApplicationFiled: June 4, 2020Publication date: September 24, 2020Applicant: Japan Display Inc.Inventors: Hitoshi TANAKA, Kazuhide Mochizuki
-
Publication number: 20200251597Abstract: According to one embodiment, a semiconductor substrate includes a first basement, a gate line, a source line, an insulating film, a first pixel electrode, and a first transistor and a second transistor connected parallel at positions between the source line and the first pixel electrode. Each of a first semiconductor layer of the first transistor and a second semiconductor layer of the second transistor includes a first region, a second region, and a channel region. The first semiconductor layer and the second semiconductor layer are in contact with a first surface that is a surface of the insulating film on the source line side. The channel region of each of the first semiconductor layer and the second semiconductor layer wholly overlaps the gate line.Type: ApplicationFiled: February 3, 2020Publication date: August 6, 2020Applicant: Japan Display Inc.Inventors: Masataka IKEDA, Hirotaka HAYASHI, Hitoshi TANAKA
-
Patent number: 10705399Abstract: According to one embodiment, a display device includes a gate line extending in a first direction, first and second source lines crossing the gate line and arranged in the first direction, a first light-shielding layer having first and second openings, and an oxide semiconductor layer crossing the gate line, and in the display device, the first opening and the second opening are arranged in a second direction crossing the first direction between the first source line and the second source line, the gate line is located between the first opening and the second opening, and the oxide semiconductor layer has a first overlapping portion overlapping the first opening.Type: GrantFiled: November 27, 2019Date of Patent: July 7, 2020Assignee: Japan Display Inc.Inventors: Hitoshi Tanaka, Kazuhide Mochizuki
-
Patent number: 10672146Abstract: A calibration apparatus for an onboard camera includes an image acquiring unit, a marker recognizing unit, a movement distance calculating unit, an image storage unit, and a calibration unit. The movement distance calculating unit calculates a movement distance of a vehicle based on a number of times that a process in which a first feature portion in a marker moves to a position overlapping a second feature position in the marker in the image is repeated. The image storage unit stores a specific image that includes the marker. The calibration unit calibrates the onboard camera using the specific image. The image storage unit stores, as the specific image, (a) the image in which the marker is recognized, and (b) the image acquired when the movement distance from a position of the vehicle when the specific image has been acquired in the past reaches a predetermined distance.Type: GrantFiled: October 11, 2017Date of Patent: June 2, 2020Assignee: DENSO CORPORATIONInventor: Hitoshi Tanaka
-
Patent number: 10614861Abstract: Apparatuses and methods for generating a voltage are described. An example apparatus includes first, second, and third bias circuits configured to provide first, second, and third bias signals, respectively. The example apparatus further includes a voltage output circuit configured to receive the first, second, and third bias signals. The voltage output circuit includes an output circuit and a current circuit. The output circuit includes an output node, a first node, and an input circuit configured to receive the first bias signal. The output circuit is configured to provide an output voltage at the output node having a magnitude based on the magnitude of the first bias signal. The current circuit includes a first transistor configured to receive the second bias signal and further includes a second transistor configured to receive the third bias signal. The first transistor and second transistor are coupled in parallel and to the first node.Type: GrantFiled: February 12, 2019Date of Patent: April 7, 2020Assignee: Micron Technology, Inc.Inventors: Hitoshi Tanaka, Yasunori Orito
-
Publication number: 20200096800Abstract: According to one embodiment, a display device includes a gate line extending in a first direction, first and second source lines crossing the gate line and arranged in the first direction, a first light-shielding layer having first and second openings, and an oxide semiconductor layer crossing the gate line, and in the display device, the first opening and the second opening are arranged in a second direction crossing the first direction between the first source line and the second source line, the gate line is located between the first opening and the second opening, and the oxide semiconductor layer has a first overlapping portion overlapping the first opening.Type: ApplicationFiled: November 27, 2019Publication date: March 26, 2020Applicant: Japan Display Inc.Inventors: Hitoshi Tanaka, Kazuhide Mochizuki
-
Publication number: 20200064743Abstract: An exposure device is provided, including: a body tube depressurized to produce a vacuum state therein; a plurality of charged particle beam sources that are provided in the body tube, and emit a plurality of charged particle beams in a direction of extension of the body tube; a plurality of electromagnetic optical elements, each being corresponding to one of the plurality of charged particle beams in the body tube, and controls the one of the plurality of charged particle beams; first and second partition walls that are arranged separately from each other in the direction of extension in the body tube, and form non-vacuum spaces between at least parts of the first and second partition walls; and a depressurization pump that depressurizes a non-vacuum space that contacts the first partition wall and a non-vacuum space that contacts the second partition wall to an air pressure between zero and atmospheric pressure.Type: ApplicationFiled: April 11, 2017Publication date: February 27, 2020Inventors: Youichi SHIMIZU, Hitoshi TANAKA
-
Patent number: 10558175Abstract: A technique capable of shortening a period in which value of a PID parameter is outside of an appropriate range is provided. A measured value acquisition functional unit processes a sensing signal of a sensor that measures a barrel and acquires a measured value of the barrel. A storage unit stores a target value of the barrel and a PID parameter. An operation amount calculation functional unit calculates an amount of operation using the PID parameter and a difference between the measured value and the target value. A first output unit and a second output unit output the amount of operation. A first updating functional unit updates the PID parameter through a first update process when the variation range is greater than a first range, and a second updating functional unit updates the PID parameter through a second update process when the variation range is less than a second range.Type: GrantFiled: October 16, 2017Date of Patent: February 11, 2020Assignee: OMRON CorporationInventors: Hajime Tsubata, Ryosuke Hasui, Takaaki Yamada, Hitoshi Tanaka
-
Patent number: 10546380Abstract: A calibration device acquires an image of an imaging target located ahead of a vehicle. Images of the imaging targets behind the vehicle are acquired, which are different from the acquired images captured in the forward direction. The shape and size of the imaging targets are already known. The calibration device performs projective transformation for the imaging targets shown in overlap regions of the acquired images, and identifies a roll, a pitch and a vertical position of each camera such that the conversion results are in agreement with the shape and size of the targets. The calibration device identifies an x-coordinate, a y-coordinate, and a yaw of each camera such that one link angle in a virtual link structure is minimized.Type: GrantFiled: July 15, 2016Date of Patent: January 28, 2020Assignee: DENSO CORPORATIONInventor: Hitoshi Tanaka
-
Patent number: 10542199Abstract: An image capture apparatus includes an image capture unit, a communication unit, and a control unit which communicates with an external device by first or second communication systems. The first system maintains communication connection even if the apparatus and device are not in a predetermined operational mode for executing image transmission processing. The second system maintains communication connection if the apparatus and device are in the predetermined mode. The control unit can automatically transmit a photographed image to an external device through the communication unit by the second communication system, and switch and control first and second functional modes for enabling and disabling a photography function, respectively. Where an image is photographed in the first mode, the control unit records the image as a target for automatic transmission. If the transmission target image is recorded, automatic transmission is not started during the first mode, and started during the second mode.Type: GrantFiled: July 23, 2018Date of Patent: January 21, 2020Assignee: CASIO COMPUTER CO., LTD.Inventors: Hitoshi Tanaka, Taku Koreki, Takashi Onoda, Ai Nakajima, Genki Kumazaki
-
Patent number: 10534235Abstract: According to one embodiment, a display device includes a gate line extending in a first direction, first and second source lines crossing the gate line and arranged in the first direction, a first light-shielding layer having first and second openings, and an oxide semiconductor layer crossing the gate line, and in the display device, the first opening and the second opening are arranged in a second direction crossing the first direction between the first source line and the second source line, the gate line is located between the first opening and the second opening, and the oxide semiconductor layer has a first overlapping portion overlapping the first opening.Type: GrantFiled: January 18, 2018Date of Patent: January 14, 2020Assignee: Japan Display Inc.Inventors: Hitoshi Tanaka, Kazuhide Mochizuki
-
Patent number: 10522929Abstract: In a connector, a terminal has a pair of contact portions that are fixed to a housing and disposed so as to provide a stable and reliable electrical connection. In the connector, a movable housing has a first contact portion fixation groove that supports a first contact portion of the terminal and a second contact portion fixation groove that supports a second contact portion. The terminal has a link portion that can join the first contact portion and the second contact portion to each other so as to be able to adjust the clearance therebetween. The link portion can absorb a variation in the clearance between the first contact portion fixation groove and the second contact portion fixation groove and a variation in the clearance between the first contact portion and the second contact portion.Type: GrantFiled: October 5, 2018Date of Patent: December 31, 2019Assignee: IRISO ELECTRONICS CO., LTD.Inventors: Daichi Shimba, Yoshiyuki Ogura, Hitoshi Tanaka
-
Patent number: 10491794Abstract: An image capture apparatus includes an image capture unit, a communication unit, and a control unit which communicates with an external device by first or second communication systems. The first system maintains communication connection even if the apparatus and device are not in a predetermined operational mode for executing image transmission processing. The second system maintains communication connection if the apparatus and device are in the predetermined mode. The control unit can automatically transmit a photographed image to an external device through the communication unit by the second communication system, and switch and control first and second functional modes for enabling and disabling a photography function, respectively. Where an image is photographed in the first mode, the control unit records the image as a target for automatic transmission. If the transmission target image is recorded, automatic transmission is not started during the first mode, and started during the second mode.Type: GrantFiled: July 23, 2018Date of Patent: November 26, 2019Assignee: CASIO COMPUTER CO., LTD.Inventors: Hitoshi Tanaka, Taku Koreki, Takashi Onoda, Ai Nakajima, Genki Kumazaki
-
Publication number: 20190287576Abstract: Apparatuses and methods for generating a voltage are described. An example apparatus includes first, second, and third bias circuits configured to provide first, second, and third bias signals, respectively. The example apparatus further includes a voltage output circuit configured to receive the first, second, and third bias signals. The voltage output circuit includes an output circuit and a current circuit. The output circuit includes an output node, a first node, and an input circuit configured to receive the first bias signal. The output circuit is configured to provide an output voltage at the output node having a magnitude based on the magnitude of the first bias signal. The current circuit includes a first transistor configured to receive the second bias signal and further includes a second transistor configured to receive the third bias signal. The first transistor and second transistor are coupled in parallel and to the first node.Type: ApplicationFiled: June 7, 2019Publication date: September 19, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Hitoshi Tanaka, Yasunori Orito
-
Publication number: 20190259180Abstract: A calibration apparatus for an onboard camera includes an image acquiring unit, a marker recognizing unit, a movement distance calculating unit, an image storage unit, and a calibration unit. The movement distance calculating unit calculates a movement distance of a vehicle based on a number of times that a process in which a first feature portion in a marker moves to a position overlapping a second feature position in the marker in the image is repeated. The image storage unit stores a specific image that includes the marker. The calibration unit calibrates the onboard camera using the specific image. The image storage unit stores, as the specific image, (a) the image in which the marker is recognized, and (b) the image acquired when the movement distance from a position of the vehicle when the specific image has been acquired in the past reaches a predetermined distance.Type: ApplicationFiled: October 11, 2017Publication date: August 22, 2019Inventor: Hitoshi TANAKA
-
Patent number: 10358086Abstract: An onboard periphery image display device for adjusting transformation rule of each camera mounted on an automobile is provided. A predetermined calibration pattern of a calibration member is placed in a capture area of a reference camera and another calibration pattern of the calibration member is placed in a capture area of an adjustment-targeted camera. The onboard periphery image display detects a coordinate of an image of a reference calibration pattern based on the image of the predetermined calibration pattern captured by the reference camera, detects an coordinate of an image of an adjustment calibration pattern based on the image of the another calibration pattern captured by the adjustment-targeted camera, and adjusts the transformation rule determined for the adjustment-targeted camera based on the detected coordinates.Type: GrantFiled: September 17, 2014Date of Patent: July 23, 2019Assignee: DENSO CORPORATIONInventors: Hitoshi Tanaka, Muneaki Matsumoto
-
Publication number: 20190212620Abstract: According to one embodiment, a display device including an insulating substrate, a first gate driver, a first gate line and a conductive material layer is provided. The first gate line has a first end connected to the first gate driver and a second end opposite to the first end, and extends in a first direction. The conductive material layer is located between the insulating substrate and the first gate line, overlaps the first gate line, and extends in the first direction. In the display device, the second end of the first gate line is electrically connected to the conductive material layer.Type: ApplicationFiled: March 19, 2019Publication date: July 11, 2019Applicant: Japan Display Inc.Inventors: Kazuhide MOCHIZUKI, Hitoshi Tanaka
-
Publication number: 20190180794Abstract: Apparatuses and methods for generating a voltage are described. An example apparatus includes first, second, and third bias circuits configured to provide first, second, and third bias signals, respectively. The example apparatus further includes a voltage output circuit configured to receive the first, second, and third bias signals. The voltage output circuit includes an output circuit and a current circuit. The output circuit includes an output node, a first node, and an input circuit configured to receive the first bias signal. The output circuit is configured to provide an output voltage at the output node having a magnitude based on the magnitude of the first bias signal. The current circuit includes a first transistor configured to receive the second bias signal and further includes a second transistor configured to receive the third bias signal. The first transistor and second transistor are coupled in parallel and to the first node.Type: ApplicationFiled: February 12, 2019Publication date: June 13, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Hitoshi Tanaka, Yasunori Orito