Patents by Inventor Ho-Yin Yiu
Ho-Yin Yiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120194148Abstract: A power module includes a substrate; a conductive path layer formed on the substrate with a specific pattern as an inductor; a connection layer being formed on the substrate and electrically connected to a first terminal of the inductor; and a first transistor, electrically mounted on the substrate through the connection layer.Type: ApplicationFiled: January 26, 2012Publication date: August 2, 2012Inventors: Ho-Yin YIU, Bai-Yao LOU, Chien-Hung LIU, Wei-Chung YANG
-
Publication number: 20120146153Abstract: A chip package includes: a substrate; a drain and a source regions located in the substrate; a gate located on or buried in the substrate; a drain conducting structure, a source conducting structure, and a gate conducting structure, disposed on the substrate and electrically connected to the drain region, the source region, and the gate, respectively; a second substrate disposed beside the substrate; a second drain and a second source region located in the second substrate, wherein the second drain region is electrically connected to the source region; a second gate located on or buried in the second substrate; and a second source and a second gate conducting structure disposed on the second substrate and electrically connected to the second source region and the second gate, respectively, wherein terminal points of the drain, the source, the gate, the second source, and the second gate conducting structures are substantially coplanar.Type: ApplicationFiled: December 7, 2011Publication date: June 14, 2012Inventors: Ying-Nan WEN, Ho-Yin YIU, Yen-Shih HO, Shu-Ming CHANG, Chien-Hung LIU, Shih-Yi LEE, Wei-Chung YANG
-
Publication number: 20120146111Abstract: An embodiment of the invention provides a chip package including a semiconductor substrate, a drain electrode, a source electrode and a gate electrode. The semiconductor substrate has a first surface and an opposite second surface wherein the second surface has a recess. The drain electrode is disposed on the first surface and covers the recess. The source electrode is disposed on the second surface in a position corresponding to the drain electrode covering the recess. The gate electrode is disposed on the second surface. An embodiment of the invention further provides a manufacturing method of a chip package.Type: ApplicationFiled: December 13, 2011Publication date: June 14, 2012Inventors: Shu-Ming CHANG, Yen-Shih HO, Ho-Yin YIU
-
Publication number: 20120146108Abstract: An embodiment of the invention provides a chip package which includes: a semiconductor substrate having a first surface and an opposite second surface; a drain region located in the semiconductor substrate; a source region located in the semiconductor substrate; a gate located on the semiconductor substrate or at least partially buried in the semiconductor substrate, wherein a gate dielectric layer is between the gate and the semiconductor substrate; a drain conducting structure disposed on the first surface of the semiconductor substrate and electrically connected to the drain region; a source conducting structure disposed on the second surface of the semiconductor substrate and electrically connected to the source region; and a gate conducting structure disposed on the first surface of the semiconductor substrate and electrically connected to the gate.Type: ApplicationFiled: December 7, 2011Publication date: June 14, 2012Inventors: Shu-Ming CHANG, Chien-Hui CHEN, Yen-Shih HO, Chien-Hung LIU, Ho-Yin YIU, Ying-Nan WEN
-
Patent number: 7323784Abstract: Top via pattern for a bond pad structure has at least one first via group and at least one second via group adjacent to each other. The first via group has at least two line vias extending in a first direction. The second via group has at least two line vias extending in a second direction different from said first direction. The line via of the first via group does not cross the line via of the second via group.Type: GrantFiled: March 17, 2005Date of Patent: January 29, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ho-Yin Yiu, Fu-Jier Fan, Yu-Jui Wu, Aaron Wang, Hsiang-Wei Wang, Huang-Sheng Lin, Ming-Hsien Chen, Ruey-Yun Shiue
-
Publication number: 20060208360Abstract: Top via pattern for a bond pad structure has at least one first via group and at least one second via group adjacent to each other. The first via group has at least two line vias extending in a first direction. The second via group has at least two line vias extending in a second direction different from said first direction. The line via of the first via group does not cross the line via of the second via group.Type: ApplicationFiled: March 17, 2005Publication date: September 21, 2006Inventors: Ho-Yin Yiu, Fu-Jier Fan, Yu-Jui Wu, Aaron Wang, Hsiang-Wei Wang, Huang-Sheng Lin, Ming-Hsien Chen, Ruey-Yun Shiue
-
Patent number: 6693317Abstract: A method of fabricating a tunneling photodiode is presented comprised of the following steps: forming a p-well in an n-type substrate, forming a thin insulating layer over the surface of the p-type material, and then forming a thin n-type layer over the insulating layer. Preferably, the n and p type semiconductor material could be silicon and the insulating layer could be between about 30 to 40 angstroms of gate quality silicon dioxide. In other embodiments of the invention the materials of either electrode are either n or p-type semiconductors or metals.Type: GrantFiled: May 13, 2003Date of Patent: February 17, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Ho-Yin Yiu, Chein-Ling Jan, Jen-Pan Wang, Lin-June Wu
-
Publication number: 20030203525Abstract: A method of fabricating a tunneling photodiode is presented comprised of the following steps: forming a p-well in an n-type substrate, forming a thin insulating layer over the surface of the p-type material, and then forming a thin n-type layer over the insulating layer. Preferably, the n and p type semiconductor material could be silicon and the insulating layer could be between about 30 to 40 angstroms of gate quality silicon dioxide. In other embodiments of the invention the materials of either electrode are either n or p-type semiconductors or metals.Type: ApplicationFiled: May 13, 2003Publication date: October 30, 2003Applicant: TAIWAN SEIMICONDUCTOR MANUFACTURING COMPANYInventors: Ho-Yin Yiu, Chein-Ling Jan, Jen-Pan Wang, Lin-June Wu
-
Patent number: 6582981Abstract: A method of fabricating a tunneling photodiode is presented comprised of the following steps: forming a p-well in an n-type substrate, forming a thin insulating layer over the surface of the p-type material, and then forming a thin n-type layer over the insulating layer. Preferably, the n and p type semiconductor material could be silicon and the insulating layer could be between about 30 to 40 angstroms of gate quality silicon dioxide. In other embodiments of the invention the materials of either electrode are either n or p-type semiconductors or metals.Type: GrantFiled: July 13, 2001Date of Patent: June 24, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Ho-Yin Yiu, Chein-Ling Jan, Jen-Pan Wang, Lin-June Wu
-
Publication number: 20010039067Abstract: A method of fabricating a tunneling photodiode is presented comprised of the following steps: forming a p-well in an n-type substrate, forming a thin insulating layer over the surface of the p-type material, and then forming a thin n-type layer over the insulating layer. Preferably, the n and p type semiconductor material could be silicon and the insulating layer could be between about 30 to 40 angstroms of gate quality silicon dioxide. In other embodiments of the invention the materials of either electrode are either n or p-type semiconductors or metals.Type: ApplicationFiled: July 13, 2001Publication date: November 8, 2001Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Ho-Yin Yiu, Chein-Ling Jan, Jen-Pan Wang, Lin-June Wu
-
Patent number: 6284557Abstract: A method of fabricating a tunneling photodiode is presented comprised of the following steps: forming a p-well in an n-type substrate, forming a thin insulating layer over the surface of the p-type material, and then forming a thin n-type layer over the insulating layer. Preferably, the n and p type semiconductor material could be silicon and the insulating layer could be between about 30 to 40 angstroms of gate quality silicon dioxide. In other embodiments of the invention the materials of either electrode are either n or p-type semiconductors or metals.Type: GrantFiled: October 12, 1999Date of Patent: September 4, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Ho-Yin Yiu, Chein-Ling Jan, Jen-Pan Wang, Lin-June Wu
-
Patent number: 6274397Abstract: A method for eliminating metal line corrosion for semiconductor packages where exposed metal lines are exposed to the atmosphere for an extended period of time. A passivation layer is deposited over the active die of the semiconductor package, a layer of polymer film is deposited over the passivation layer and over the exposed conducting lines. At the time that the semiconductor package must be tested, including testing for corrosion of the exposed metal lines, the polymer layer is removed and the molding compound is applied. The semiconductor package is now tested. The added step of depositing a layer of polymer film has protected the interconnecting conducting lines from corrosion.Type: GrantFiled: June 1, 1999Date of Patent: August 14, 2001Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Wen-Cheng Chien, Ho-Yin Yiu, Hui-Chen Chu
-
Patent number: 6258706Abstract: A method for forming a chess-board patterned bond pad structure with stress buffered characteristics and the bond pad structure formed are disclosed. In one method, a multiplicity of field oxide regions are first formed in the surface of a silicon substrate. A conductive layer such as polycide is then deposited and formed on the substrate to form a stepped surface with a metal layer subsequently deposited on top of the conductive layer to form a bond pad. The stepped structure reproduced on the metal layer serves to distribute bonding stresses during a wire bonding process such that bond pad lift-off defects are substantially eliminated. In another method, the conductive layer is first formed into conductive gates with insulating sidewalls formed subsequently. Similarly stepped surface on a metal layer can be obtained to realize the stress buffered characteristics of the novel method.Type: GrantFiled: June 7, 1999Date of Patent: July 10, 2001Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Ho-Yin Yiu, Lin-June Wu, Bor-Cheng Chen, J. H. Horng
-
Patent number: 6180964Abstract: An improved bond pad structure for semiconductor devices provides improved electrical isolation between adjacent bond pads by incorporating a pair of pn junctions between the pad and substrate. The pn junctions are defined by a first well of either P of N type material, formed within a substrate, and a second well or region of a P or N type material formed wholly within the first well. A bond wire is secured to an upper surface of the second region such that the wire, first and second regions and substrate are connected in electrical series relationship and provide an equivalent circuit of two series connected diodes reversed in polarity so as to block both negative and positive components of an applied voltage, thus providing electrical isolation for the bond pad structure.Type: GrantFiled: December 3, 1998Date of Patent: January 30, 2001Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Ho-Yin Yiu, Lin-June Wu, T. Cheng
-
Patent number: 5942800Abstract: A method for forming a chess-board patterned bond pad structure with stress buffered characteristics and the bond pad structure formed are disclosed. In one method, a multiplicity of field oxide regions are first formed in the surface of a silicon substrate. A conductive layer such as polycide is then deposited and formed on the substrate to form a stepped surface with a metal layer subsequently deposited on top of the conductive layer to form a bond pad. The stepped structure reproduced on the metal layer serves to distribute bonding stresses during a wire bonding process such that bond pad lift-off defects are substantially eliminated. In another method, the conductive layer is first formed into conductive gates with insulating sidewalls formed subsequently. Similarly stepped surface on a metal layer can be obtained to realize the stress buffered characteristics of the novel method.Type: GrantFiled: June 22, 1998Date of Patent: August 24, 1999Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ho-Yin Yiu, Lin-June Wu, Bor-Cheng Chen, Jan-Her Horng