Patents by Inventor Holger Busch
Holger Busch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9983926Abstract: An apparatus and corresponding method for protecting stored data. The apparatus includes a first encoder, a memory, a second encoder and a comparator. The first encoder is configured to generate first redundancy bits using a protection method to protect input data bits, whereas the input data bits are assigned to at least one of a plurality of classes. The memory is configured to store selectively inverted input data bits and/or selectively inverted first redundancy bits, whereas the selective inversion is based on the assigned at least one of the plurality of classes. The second encoder is configured to generate second redundancy bits using the protection method by encoding the selectively inverted input data bits. The comparator is configured to generate an alarm signal if the second redundancy bits are different from the first redundancy bits.Type: GrantFiled: October 5, 2015Date of Patent: May 29, 2018Assignee: Infineon Technologies AGInventor: Holger Busch
-
Publication number: 20170324425Abstract: A circuit, including an embedded parity matrix generator configured to generate a parity matrix for a data word of any data width; an encoder configured to add a redundancy word to the data word based on the parity matrix; a sub-circuit coupled to the encoder, and configured to receive the data word and the redundancy word from the encoder; and a decoder coupled to the sub-circuit, and configured to receive the data word and the redundancy word from the sub-circuit, and to detect any errors in the data word based on the parity matrix.Type: ApplicationFiled: May 6, 2016Publication date: November 9, 2017Inventor: Holger Busch
-
Publication number: 20160110241Abstract: An apparatus and corresponding method for protecting stored data. The apparatus includes a first encoder, a memory, a second encoder and a comparator. The first encoder is configured to generate first redundancy bits using a protection method to protect input data bits, whereas the input data bits are assigned to at least one of a plurality of classes. The memory is configured to store selectively inverted input data bits and/or selectively inverted first redundancy bits, whereas the selective inversion is based on the assigned at least one of the plurality of classes. The second encoder is configured to generate second redundancy bits using the protection method by encoding the selectively inverted input data bits. The comparator is configured to generate an alarm signal if the second redundancy bits are different from the first redundancy bits.Type: ApplicationFiled: October 5, 2015Publication date: April 21, 2016Inventor: Holger Busch
-
Patent number: 8914682Abstract: The present invention enables a safety management of safety measures as well as the non-destructive testing of safety-relevant registers which are required for the configuration of a system, wherein the test method according to the invention can be carried out during each operating phase of a system to be tested.Type: GrantFiled: September 4, 2012Date of Patent: December 16, 2014Assignee: Infineon Technologies AGInventor: Holger Busch
-
Patent number: 8875074Abstract: A method for formal fault detection in a design model includes providing a plurality of faults which are individually activatable in the design model, and providing a plurality of properties for the design model wherein each property of the plurality of properties is valid if none of the plurality of faults is activated. The method further includes selecting a property of the plurality of properties, and determining, by a formal property checker, whether activation of one fault of the plurality of faults causes the selected property to fail. If the formal property checker finds a particular fault which, when activated, causes the selected property to fail, determining that the selected property is capable to detect the particular fault, and if the formal property checker does not find any particular fault which, when activated, causes the selected property to fail, determining that the selected property is not capable to detect any fault of the plurality of faults.Type: GrantFiled: April 23, 2013Date of Patent: October 28, 2014Assignee: Infineon Technologies AGInventor: Holger Busch
-
Publication number: 20140317584Abstract: A method for formal fault detection in a design model includes providing a plurality of faults which are individually activatable in the design model, and providing a plurality of properties for the design model wherein each property of the plurality of properties is valid if none of the plurality of faults is activated. The method further includes selecting a property of the plurality of properties, and determining, by a formal property checker, whether activation of one fault of the plurality of faults causes the selected property to fail. If the formal property checker finds a particular fault which, when activated, causes the selected property to fail, determining that the selected property is capable to detect the particular fault, and if the formal property checker does not find any particular fault which, when activated, causes the selected property to fail, determining that the selected property is not capable to detect any fault of the plurality of faults.Type: ApplicationFiled: April 23, 2013Publication date: October 23, 2014Inventor: Holger Busch
-
Publication number: 20130061094Abstract: The present invention enables a safety management of safety measures as well as the non-destructive testing of safety-relevant registers which are required for the configuration of a system, wherein the test method according to the invention can be carried out during each operating phase of a system to be tested.Type: ApplicationFiled: September 4, 2012Publication date: March 7, 2013Applicant: Infineon Technologies AGInventor: Holger Busch
-
Patent number: 8166430Abstract: A method is specified for determining the quality of a quantity of properties describing a machine, including a step for determining the existence of at least one sub-quantity of interrelated properties (P0, P1, . . . Pn) of the form Pi=(forall t. Ai(t)=>Zi(t)), wherein Ai(t) present an initial state and Zi(t) a target state for a corresponding property and at least one initial state Ai is dependant on internal signals and including a step for checking whether at least one aspect of the input/output behavior of the machine described by the properties, which cannot be derived from an individual property Pi, is described to such an accurate extent that one property Q exists, which represents this aspect without being dependant on the internal signals. The procedure is capable of providing a measurement and can particularly be used in the verification and specification of circuits.Type: GrantFiled: June 22, 2009Date of Patent: April 24, 2012Assignee: Onespin Solutions GmbHInventors: Jörg Bormann, Holger Busch
-
Publication number: 20090327984Abstract: A method is specified for determining the quality of a quantity of properties describing a machine, including a step for determining the existence of at least one sub-quantity of interrelated properties (P0, P1, . . . Pn) of the form Pi=(forall t. Ai(t)=>Zi(t)), wherein Ai(t) present an initial state and Zi(t) a target state for a corresponding property and at least one initial state Ai is dependant on internal signals and including a step for checking whether at least one aspect of the input/output behaviour of the machine described by the properties, which cannot be derived from an individual property Pi, is described to such an accurate extent that one property Q exists, which represents this aspect without being dependant on the internal signals. The procedure is capable of providing a measurement and can particularly be used in the verification and specification of circuits.Type: ApplicationFiled: June 22, 2009Publication date: December 31, 2009Inventors: Jorg Bormann, Holger Busch
-
Patent number: 7571398Abstract: A method is specified for determining the quality of a quantity of properties describing a machine, including a step for determining the existence of at least one sub-quantity of interrelated properties (P0, P1, . . . Pn) of the form Pi=(forall t. Ai(t)=>Zi(t)), wherein Ai(t) present an initial state and Zi(t) a target state for a corresponding property and at least one initial state Ai is dependant on internal signals and including a step for checking whether at least one aspect of the input/output behaviour of the machine described by the properties, which cannot be derived from an individual property Pi, is described to such an accurate extent that one property Q exists, which represents this aspect without being dependant on the internal signals. The procedure is capable of providing a measurement and can particularly be used in the verification and specification of circuits.Type: GrantFiled: July 24, 2006Date of Patent: August 4, 2009Inventors: Jörg Bormann, Holger Busch
-
Publication number: 20090172300Abstract: Method and device for providing a virtual drive on a workstation PC which is connected via a network to other workstation PCs, encompassing a driver which makes available the virtual drive and carries out the following steps: Administering a mapping table from which it is apparent which data is stored on which of the other workstation PCs, During reading of the data, checking the table and requesting data from the other workstation PC which is stored in the table, During writing of the data, checking the table to find a suitable entry in the table, sending the data to one of the other workstation PCs and entering a reference in the table on the other workstation PC which has acquired the data.Type: ApplicationFiled: June 13, 2007Publication date: July 2, 2009Inventor: Holger Busch
-
Publication number: 20070226663Abstract: A method is specified for determining the quality of a quantity of properties describing a machine, including a step for determining the existence of at least one sub-quantity of interrelated properties (P0, P1, . . . Pn) of the form Pi=(forall t. Ai(t)=>Zi(t)), wherein Ai(t) present an initial state and Zi(t) a target state for a corresponding property and at least one initial state Ai is dependant on internal signals and including a step for checking whether at least one aspect of the input/output behaviour of the machine described by the properties, which cannot be derived from an individual property Pi, is described to such an accurate extent that one property Q exists, which represents this aspect without being dependant on the internal signals. The procedure is capable of providing a measurement and can particularly be used in the verification and specification of circuits.Type: ApplicationFiled: July 24, 2006Publication date: September 27, 2007Inventors: Jörg Bormann, Holger Busch
-
Patent number: 7174522Abstract: When designing digital circuits, the specification of the circuit is used to formulate properties and to check the applicability thereof using a model of the circuit. A verifier is employed and uses the model to determine whether a property is applicable by seeking a counterexample to which the property does not apply. Any counterexample appearing is evaluated to determine whether it is caused by a defective model or whether it should have been avoided by reformulating the property within the scope of the specification. Which exact part of the property led to the counterexample is determined when one appears. If a plurality of times is possible for a part of the property, the instant(s) at which specific events in the parts of the property lead to the counterexample is determined. A developer can evaluate the counterexample much more quickly using this information, so the development process can be accelerated.Type: GrantFiled: July 29, 2004Date of Patent: February 6, 2007Assignee: Onespin Solutions GmbHInventor: Holger Busch
-
Publication number: 20050261885Abstract: A method and apparatus for determining the time behavior of a digital circuit based on a starting assumption is disclosed. Generally, in a formal verification of a digital circuit, the time behavior of a digital circuit is monitored to verify or refute whether formulated properties, which comprise an assumption and an assertion, result as a consequence of a presence of an assumption in the digital circuit. In order to determine the behavior of the digital circuit, the time behavior of the digital circuit is examined from a starting initial state of the digital circuit. A relevant auxiliary property is activated and the assertion of the auxiliary property is added to the digital circuit. The digital circuit is then monitored over a period of time.Type: ApplicationFiled: July 26, 2005Publication date: November 24, 2005Inventor: Holger Busch
-
Publication number: 20050044516Abstract: When designing digital circuits, the specification of the circuit is used to formulate properties and to check the applicability thereof using a model of the circuit. A verifier is employed and uses the model to determine whether a property is applicable by seeking a counterexample to which the property does not apply. Any counterexample appearing is evaluated to determine whether it is caused by a defective model or whether it should have been avoided by reformulating the property within the scope of the specification. Which exact part of the property led to the counterexample is determined when one appears. If a plurality of times is possible for a part of the property, the instant(s) at which specific events in the parts of the property lead to the counterexample is determined. A developer can evaluate the counterexample much more quickly using this information, so the development process can be accelerated.Type: ApplicationFiled: July 29, 2004Publication date: February 24, 2005Inventor: Holger Busch