Patents by Inventor Hongsik SHIN
Hongsik SHIN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240121907Abstract: An electronic device according to various embodiments may include: a first housing; a second housing coupled to the first housing and configured to be slidable in a first direction; a flexible display having one end fixed to one of the first housing and the second housing, and including an information display area visible from the outside of the electronic device and configured to increase and/or decrease based on sliding of the second housing; and a hinge device including a hinge rotatably connecting the second housing to the first housing, wherein a rotation shaft of the hinge device may be inserted into an accommodation part extending in the first direction such that the rotation shaft is movable in the first direction in a process in which the second housing rotates relative to the first housing.Type: ApplicationFiled: December 19, 2023Publication date: April 11, 2024Inventors: Giuk KANG, Dongmin SHIN, Jaehun KO, Younghun KIM, Hongsik PARK
-
Patent number: 11948888Abstract: A semiconductor device including a metal pattern on a semiconductor substrate; an etch stop layer covering the metal pattern, the etch stop layer including a sequentially stacked first insulation layer, second insulation layer, and third insulation layer; an interlayer dielectric layer on the etch stop layer; and a contact plug penetrating the interlayer dielectric layer and the etch stop layer, the contact plug being connected to the metal pattern, wherein the first insulation layer includes a first insulating material that contains a metallic element and nitrogen, wherein the second insulation layer includes a second insulating material that contains carbon, and wherein the third insulation layer includes a third insulating material that does not contain a metallic element and carbon.Type: GrantFiled: June 4, 2021Date of Patent: April 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Hongsik Shin, Sanghyun Lee, Hakyoon Ahn, Seonghan Oh, Youngmook Oh
-
Publication number: 20230352547Abstract: A semiconductor device includes first and second gate structures, first and second contact plug structures and a first wiring on a substrate. The first and second source/drain layers are formed on portions of the substrate adjacent to the first and second gate structures, respectively. The first and second contact plug structures are formed on the first and second source/drain layers, respectively. The first wiring contacts an upper surface of the first gate structure. The first gate structure includes a first gate electrode and a first gate insulation pattern on a lower surface and a sidewall of the first gate electrode. The second gate structure includes a second gate electrode and a second gate insulation pattern on a lower surface and a sidewall of the second gate electrode. The upper surface of the second gate electrode is lower than an upper surface of the first gate electrode.Type: ApplicationFiled: February 9, 2023Publication date: November 2, 2023Inventors: Hongsik Shin, Sungwoo Kang, Dongkwon Kim, Hyonwook Ra, Jeongyeon Seo, Kyungyub Jeon
-
Publication number: 20230335606Abstract: A semiconductor device includes a gate structure on a substrate, a gate spacer on a sidewall of the gate structure, a source/drain layer on a portion of the substrate adjacent to the gate structure, and a first contact plug on the source/drain layer and contacting an outer sidewall of the gate spacer. The gate structure includes a first conductive pattern having a lower portion and an upper portion on the lower portion with a width greater than the lower portion and in contact with an inner sidewall of the gate spacer, a second conductive pattern on a lower surface and a sidewall of the lower portion of the first conductive pattern, and a gate insulating pattern on a lower surface and an outer sidewall of the second conductive pattern. An upper surface of the first conductive pattern is substantially coplanar with an upper surface of the first contact plug.Type: ApplicationFiled: December 12, 2022Publication date: October 19, 2023Inventors: Wonhyuk Lee, Sangduk Park, Dongsoo Seo, Hongsik Shin, Jinwook Lee
-
Publication number: 20230072817Abstract: A semiconductor device includes an active region extending on a substrate in a first direction, a gate structure including a gate electrode extending on the substrate in a second direction and traversing the active region, a spacer structure extending on opposing sidewalls of the gate electrode in the second direction, and a capping layer on the gate electrode and the spacer structure, a source/drain region on the active region adjacent the gate structure, and a first contact plug connected to the source/drain region and a second contact plug connected to the gate structure. The capping layer includes a lower capping layer and an upper capping layer on the lower capping layer, and the second contact plug penetrates through the capping layer, is connected to the gate electrode and includes a convex sidewall penetrating into the upper capping layer.Type: ApplicationFiled: June 27, 2022Publication date: March 9, 2023Inventors: JUNGHWAN CHUN, HONGSIK SHIN, KOUNGMIN RYU, BONGKWAN BAEK, JONGMIN BAEK
-
Publication number: 20220376080Abstract: A semiconductor device includes a gate pattern crossing over a substrate, the gate pattern including a gate insulating layer, a gate electrode, and a gate capping pattern sequentially stacked on the substrate, a gate spacer covering a sidewall of the gate pattern, a source/drain pattern on the substrate, the source/drain pattern being adjacent to the sidewall of the gate pattern, a contact pad on the source/drain pattern, a top surface of the contact pad being lower than a top surface of the gate electrode, a source/drain contact plug on the contact pad, and a protection spacer between the gate spacer and the source/drain contact plug, the protection spacer having a ring shape enclosing the source/drain contact plug.Type: ApplicationFiled: June 10, 2022Publication date: November 24, 2022Inventors: Hongsik SHIN, Hyunjoon ROH, Heungsik PARK, Sughyun SUNG, Dohaing LEE, Wonhyuk LEE
-
Publication number: 20220254928Abstract: Semiconductor devices may include a substrate, an active region that is on the substrate and extends in a first direction, a gate structure that traverses the active region and extends in a second direction that may be different from the first direction, a source/drain region on the active region adjacent a side of the gate structure, an insulating layer on the substrate, the gate structure and the source/drain region, and a contact structure that is in the insulating layer and is connected to the source/drain region. In the source/drain region, a contact region that is in contact with the contact structure includes first and second side regions spaced apart from each other in the second direction and a central region between the first and second side regions, and at least one of the first and second side regions may include a recess.Type: ApplicationFiled: November 18, 2021Publication date: August 11, 2022Inventors: HONGSIK SHIN, WONHYUK LEE, DONGKWON KIM, JINWOOK LEE
-
Publication number: 20220189870Abstract: A semiconductor device including a gate pattern on a substrate and including a gate dielectric layer, a gate electrode, and a gate capping pattern that are sequentially stacked; a gate spacer on a sidewall of the gate pattern; a source/drain pattern in the substrate; a contact pad on the source/drain pattern, a source/drain contact on the contact pad; and a buried dielectric pattern between the gate spacer and the source/drain contact, wherein the gate spacer includes a first segment between the gate electrode and the source/drain pattern; a second segment that extends from the first segment and between the gate electrode and the source/drain contact; and a third segment on the second segment, the buried dielectric pattern is between the third segment and the source/drain contact, and is absent between the first segment and the contact pad and is absent between the second segment and the source/drain contact.Type: ApplicationFiled: July 13, 2021Publication date: June 16, 2022Inventors: Hongsik SHIN, Dong Kwon KIM, Jinwook LEE, Jongchul PARK, Wonhyuk LEE
-
Patent number: 11362196Abstract: A semiconductor device includes a gate pattern crossing over a substrate, the gate pattern including a gate insulating layer, a gate electrode, and a gate capping pattern sequentially stacked on the substrate, a gate spacer covering a sidewall of the gate pattern, a source/drain pattern on the substrate, the source/drain pattern being adjacent to the sidewall of the gate pattern, a contact pad on the source/drain pattern, a top surface of the contact pad being lower than a top surface of the gate electrode, a source/drain contact plug on the contact pad, and a protection spacer between the gate spacer and the source/drain contact plug, the protection spacer having a ring shape enclosing the source/drain contact plug.Type: GrantFiled: April 7, 2020Date of Patent: June 14, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hongsik Shin, Hyunjoon Roh, Heungsik Park, Sughyun Sung, Dohaing Lee, Wonhyuk Lee
-
Publication number: 20210296254Abstract: A semiconductor device including a metal pattern on a semiconductor substrate; an etch stop layer covering the metal pattern, the etch stop layer including a sequentially stacked first insulation layer, second insulation layer, and third insulation layer; an interlayer dielectric layer on the etch stop layer; and a contact plug penetrating the interlayer dielectric layer and the etch stop layer, the contact plug being connected to the metal pattern, wherein the first insulation layer includes a first insulating material that contains a metallic element and nitrogen, wherein the second insulation layer includes a second insulating material that contains carbon, and wherein the third insulation layer includes a third insulating material that does not contain a metallic element and carbon.Type: ApplicationFiled: June 4, 2021Publication date: September 23, 2021Inventors: Hongsik SHIN, Sanghyun LEE, Hakyoon AHN, Seonghan OH, Youngmook OH
-
Patent number: 11031340Abstract: A semiconductor device including a metal pattern on a semiconductor substrate; an etch stop layer covering the metal pattern, the etch stop layer including a sequentially stacked first insulation layer, second insulation layer, and third insulation layer; an interlayer dielectric layer on the etch stop layer; and a contact plug penetrating the interlayer dielectric layer and the etch stop layer, the contact plug being connected to the metal pattern, wherein the first insulation layer includes a first insulating material that contains a metallic element and nitrogen, wherein the second insulation layer includes a second insulating material that contains carbon, and wherein the third insulation layer includes a third insulating material that does not contain a metallic element and carbon.Type: GrantFiled: October 23, 2018Date of Patent: June 8, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hongsik Shin, Sanghyun Lee, Hakyoon Ahn, Seonghan Oh, Youngmook Oh
-
Publication number: 20210057538Abstract: A semiconductor device includes a gate pattern crossing over a substrate, the gate pattern including a gate insulating layer, a gate electrode, and a gate capping pattern sequentially stacked on the substrate, a gate spacer covering a sidewall of the gate pattern, a source/drain pattern on the substrate, the source/drain pattern being adjacent to the sidewall of the gate pattern, a contact pad on the source/drain pattern, a top surface of the contact pad being lower than a top surface of the gate electrode, a source/drain contact plug on the contact pad, and a protection spacer between the gate spacer and the source/drain contact plug, the protection spacer having a ring shape enclosing the source/drain contact plug.Type: ApplicationFiled: April 7, 2020Publication date: February 25, 2021Inventors: Hongsik SHIN, Hyunjoon ROH, Heungsik PARK, Sughyun SUNG, Dohaing LEE, Wonhyuk LEE
-
Publication number: 20190229062Abstract: A semiconductor device including a metal pattern on a semiconductor substrate; an etch stop layer covering the metal pattern, the etch stop layer including a sequentially stacked first insulation layer, second insulation layer, and third insulation layer; an interlayer dielectric layer on the etch stop layer; and a contact plug penetrating the interlayer dielectric layer and the etch stop layer, the contact plug being connected to the metal pattern, wherein the first insulation layer includes a first insulating material that contains a metallic element and nitrogen, wherein the second insulation layer includes a second insulating material that contains carbon, and wherein the third insulation layer includes a third insulating material that does not contain a metallic element and carbon.Type: ApplicationFiled: October 23, 2018Publication date: July 25, 2019Inventors: Hongsik Shin, Sanghyun Lee, Hakyoon Ahn, Seonghan Oh, Youngmook Oh
-
Patent number: 9536983Abstract: A method of forming a semiconductor device includes forming a gate electrode on a substrate, forming a first spacer on a sidewall of the gate electrode, forming a second spacer on the first spacer, and forming a capping pattern on top surfaces of the gate electrode, the first spacer and the second spacer. An outer sidewall of the second spacer is vertically aligned with a sidewall of the capping pattern.Type: GrantFiled: December 16, 2015Date of Patent: January 3, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Young Lee, Dohyoung Kim, Johnsoo Kim, Heungsik Park, Hongsik Shin, Younghun Choi
-
Publication number: 20160233310Abstract: A method of forming a semiconductor device includes forming a gate electrode on a substrate, forming a first spacer on a sidewall of the gate electrode, forming a second spacer on the first spacer, and forming a capping pattern on top surfaces of the gate electrode, the first spacer and the second spacer. An outer sidewall of the second spacer is vertically aligned with a sidewall of the capping pattern.Type: ApplicationFiled: December 16, 2015Publication date: August 11, 2016Inventors: Doo-Young Lee, Dohyoung KIM, Johnsoo KIM, Heungsik PARK, Hongsik SHIN, Younghun CHOI