Patents by Inventor Hongbo Tang
Hongbo Tang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240106617Abstract: Systems and methods provide multiple cell activation. A user equipment (UE) receives, from a wireless network, a command to activate multiple cells simultaneously. In response, the UE initiates cell activation procedures for the multiple cells. The cell activation procedures include waiting for an active transmission configuration indicator (TCI) indication. The UE monitors for the active TCI indication on any of the multiple cells. In response to receiving the active TCI indication on a first cell of the multiple cells, the UE determines one or more second cells of the multiple cells that share a same spatial relationship with the first cell according to one or more predetermined rule, and autonomously continues the cell activation procedures for the first cell and the one or more second cells.Type: ApplicationFiled: September 23, 2022Publication date: March 28, 2024Inventors: Qunfeng He, Dietmar Gradl, Jie Cui, Hongbo Yan, Amir Farajidana, Yang Tang
-
Publication number: 20230025849Abstract: An electric machine including a housing assembly including a first end and a second end, a stator, a rotor, and a fan is provided. The housing assembly includes a terminal box positioned at the first end, an end plate coupled to the terminal box and including a plurality of inlet apertures, and a casing coupled to the end plate and extending toward the second end. The stator is fixedly secured to the housing assembly and positioned within the casing. The rotor is rotatably secured to the housing assembly and positioned within the casing such that the stator and the rotor are separated within the casing by an air gap. The fan is positioned inside the casing and is configured to draw air into the housing assembly through the plurality of inlet apertures.Type: ApplicationFiled: July 22, 2022Publication date: January 26, 2023Inventors: Wenbing Li, Jiannan Wu, Hongbo Tang, Jianbo Zhao, Xiaoqun Zhang, Mingjun Zhao
-
Publication number: 20220034311Abstract: A motor controller for a pump motor is provided. The motor controller includes an input device and a memory configured to store a plurality of actuation sequences and a plurality of commands. Each actuation sequence is associated with a command. The motor controller further includes a processor coupled to the input device, the memory, and the pump motor. The processor is configured to detect at the input device, a first actuation sequence in response to the input device being actuated. The processor is further configured to perform a lookup in the memory to determine a first command corresponding to the first actuation sequence. The processor is further configured to operate the pump motor according to the first command.Type: ApplicationFiled: June 25, 2021Publication date: February 3, 2022Inventors: Justin Magyar, James Reed, Nathan Snell, Tony Zhang, Howard Richardson, Henry Huynh, Stephen T. English, Wenbing Li, Hongbo Tang
-
Patent number: 7979811Abstract: Intermediate resolution-enhancement state layouts are generated based upon an original non-resolution enhanced layout of an integrated circuit and an associated resolution-enhanced layout. The intermediate resolution-enhancement state layout includes fragments corresponding to parts of the original layout and biases associated with the fragments, where the biases indicate distances between the fragments and the resolution-enhanced layout. The fragments are also assigned attributes such as fragment type, fragment location, and biases. The intermediate resolution-enhancement state layouts can be combined to generate the layout for a full chip IC. Two or more intermediate resolution-enhancement state layouts are assembled and are locally reconverged to adjust the resolution enhancement associated with the intermediate resolution-enhancement state layouts and obtain the intermediate resolution-enhancement state layouts for the full IC.Type: GrantFiled: April 8, 2008Date of Patent: July 12, 2011Assignee: Tela Innovations, Inc.Inventors: Shao-Po Wu, Xin Wang, Hongbo Tang, Meg Hung
-
Publication number: 20080216047Abstract: Intermediate resolution-enhancement state layouts are generated based upon an original non-resolution enhanced layout of an integrated circuit and an associated resolution-enhanced layout. The intermediate resolution-enhancement state layout includes fragments corresponding to parts of the original layout and biases associated with the fragments, where the biases indicate distances between the fragments and the resolution-enhanced layout. The fragments are also assigned attributes such as fragment type, fragment location, and biases. The intermediate resolution-enhancement state layouts can be combined to generate the layout for a full chip IC. Two or more intermediate resolution-enhancement state layouts are assembled and are locally reconverged to adjust the resolution enhancement associated with the intermediate resolution-enhancement state layouts and obtain the intermediate resolution-enhancement state layouts for the full IC.Type: ApplicationFiled: April 8, 2008Publication date: September 4, 2008Applicant: APRIO TECHNOLOLGIES, INC.Inventors: Shao-Po Wu, Xin Wang, Hongbo Tang, Meg Hung
-
Patent number: 7404173Abstract: Intermediate resolution-enhancement state layouts are generated based upon an original non-resolution enhanced layout of an integrated circuit and an associated resolution-enhanced layout. The intermediate resolution-enhancement state layout includes fragments corresponding to parts of the original layout and biases associated with the fragments, where the biases indicate distances between the fragments and the resolution-enhanced layout. The fragments are also assigned attributes such as fragment type, fragment location, and biases. The intermediate resolution-enhancement state layouts can be combined to generate the layout for a full chip IC. Two or more intermediate resolution-enhancement state layouts are assembled and are locally reconverged to adjust the resolution enhancement associated with the intermediate resolution-enhancement state layouts and obtain the intermediate resolution-enhancement state layouts for the full IC.Type: GrantFiled: March 7, 2005Date of Patent: July 22, 2008Assignee: Aprio Technologies, Inc.Inventors: Shao-Po Wu, Xin Wang, Hongbo Tang, Meg Hung
-
Publication number: 20050229131Abstract: Intermediate resolution-enhancement state layouts are generated based upon an original non-resolution enhanced layout of an integrated circuit and an associated resolution-enhanced layout. The intermediate resolution-enhancement state layout includes fragments corresponding to parts of the original layout and biases associated with the fragments, where the biases indicate distances between the fragments and the resolution-enhanced layout. The fragments are also assigned attributes such as fragment type, fragment location, and biases. The intermediate resolution-enhancement state layouts can be combined to generate the layout for a full chip IC. Two or more intermediate resolution-enhancement state layouts are assembled and are locally reconverged to adjust the resolution enhancement associated with the intermediate resolution-enhancement state layouts and obtain the intermediate resolution-enhancement state layouts for the full IC.Type: ApplicationFiled: March 7, 2005Publication date: October 13, 2005Inventors: Shao-Po Wu, Xin Wang, Hongbo Tang, Meg Hung
-
Publication number: 20050229130Abstract: An automated design for manufacturability platform for integrated physical verification and manufacturing enhancement operations. Given original layouts and one or more associated resolution-enhanced layouts, intermediate resolution-enhancement state layouts are reconstructed, and selective localized resolution-enhancement reconfigurations, modifications, and/or perturbations are introduced on any existing enhancements in order to improve manufacturability and yield.Type: ApplicationFiled: April 7, 2004Publication date: October 13, 2005Applicant: Aprio Technologies, Inc.Inventors: Shao-Po Wu, Xin Wang, Hongbo Tang, Meg Hung
-
Layout overlap detection with selective flattening in computer implemented integrated circuit design
Patent number: 6011911Abstract: The present invention relates to a method for efficiently performing hierarchical design rules checks (DRC) and layout versus schematic comparison (LVS) on layout areas of an integrated circuit where cells overlap or where a cell and local geometry overlap. With the present invention, a hierarchical tree describes the integrated circuit's layout data including cells having parent-child relationships and including local geometry. The present invention performs efficient layout verification by performing LVS and DRC checking on the new portions of an integrated circuit design and layout areas containing overlapping cells. When instances of cells overlap, the present invention determines the overlap area using predefined data structures that divide each cell into an array of spatial bins. Each bin of a parent is examined to determine if two or more cell instances reside therein or if a cell instance and local geometry reside therein.Type: GrantFiled: September 30, 1997Date of Patent: January 4, 2000Assignee: Synopsys, Inc.Inventors: Wai-Yan Ho, Hongbo Tang -
Patent number: 6009250Abstract: The present invention relates to a method for efficiently performing hierarchical design rules checks (DRC) and layout versus schematic comparison (LVS) on layout areas of an integrated circuit where cells overlap or where a cell and local geometry overlap. With the present invention, a hierarchical tree describes the integrated circuit's layout data including cells having parent-child relationships and including local geometry. The present invention performs efficient layout verification by performing LVS and DRC checking on the new portions of an integrated circuit design and layout areas containing overlapping cells. When instances of cells overlap, the present invention determines the overlap area using predefined data structures that divide each cell into an array of spatial bins. Each bin of a parent is examined to determine if two or more cell instances reside therein or if a cell instance and local geometry reside therein.Type: GrantFiled: September 30, 1997Date of Patent: December 28, 1999Assignee: Synopsys, Inc.Inventors: Wai-Yan Ho, Hongbo Tang
-
Patent number: 6009251Abstract: A method and system for performing layout verification on an integrated circuit (IC) design using reusable subdesigns. Many custom designed integrated circuits are designed and fabricated using a number of computer implemented automatic design processes. Within these processes, a high level design language (e.g., HDL or VHDL) description of the integrated circuit can be translated by a computer system into a netlist of technology specific gates and interconnections there between. The cells of the netlist are then placed spatially in an integrated circuit layout and the connections between the cells are routed using computerized place and route processes. Circuit designers next run layout verification tests on the layout to verify that the geometry and connectivity data of the design meets specific design rules and matches logically with the schematic representation.Type: GrantFiled: September 30, 1997Date of Patent: December 28, 1999Assignee: Synopsys, Inc.Inventors: Wai-Yan Ho, Hongbo Tang