Abstract: A ground rail transfer device includes: a support rail provided on the ground and used for unloading a vertical load of a bogie in a rail vehicle; a guide rail provided on the ground and used for driving the bogie to perform a rail transfer operation; and a transition plate provided on the ground and located between a first rail and a second rail which are different in a gauge; wherein a difference between the top surface height of the transition plate and the top surface height of the first rail is equal to a distance between a wheel rim vertex circle and a wheel tread of the rail vehicle.

Abstract: The present application relates to a compound of formula I as a toll-Like receptor 7 (TLR7) agonist or a pharmaceutically acceptable salt thereof for treating lung cancer, a pharmaceutical combination of the TLR7 agonist and a tyrosine kinase inhibitor for treating lung cancer, and the use of the compound of formula I or the pharmaceutically acceptable salt thereof and the pharmaceutical combination for treating lung cancer.

Abstract: An apparatus, system, and method for low frequency periodic signaling (LFPS) and/or squelch detection are provided. A circuit can include a threshold generator situated to receive a differential input signal from an initiator device and generate a differential voltage threshold signal based on the differential input signal, an amplifier circuit electrically coupled to the threshold generator situated to amplify the differential voltage threshold signal resulting in an amplified threshold signal, a sampler situated to sample the amplified threshold signal at a first clock rate faster than a clock rate of an LFPS/squelch signaling frequency resulting in digital sample results, and a pattern filter circuit situated to determine if the digital sample results are asserted for each of a specified number of consecutive clock cycles at the first clock rate.

Abstract: An apparatus is described having an electrical interface that supports a first specification and a second specification. The first specification specifies differentially transmitted data. The second specification specifies at least three transmitted data signals. The electrical interface includes a plurality of modular transmitter circuits where each transmitter circuit includes a single ended driver and a select circuit. The select circuit is to select either one end of a differential signal associated with the first specification or one of the at least three transmitted data signals associated with the second specification.

Abstract: Techniques and mechanisms for a clock recovery circuit to generate a cyclical signal based on data signals which are susceptible to circuit switching jitter. In an embodiment, a clock recovery circuit comprises switch circuitry which receives a first signal representing a logical combination of multiple pulsed signals (which, in turn, are each based on a different respective differential data signal). The switch circuitry provides to latch circuitry of the clock recovery circuit a second signal based on the first signal. The latch circuitry generates a cyclical signal based on the second signal, and transitions the switch circuitry between an open-circuit state and a closed-circuit state. In another embodiment, the latch circuitry implements a predetermined and configurable time period between a transition of the cyclical signal and a next subsequent logic state transition of the cyclical signal.

Abstract: Some embodiments include apparatuses and methods using the apparatuses. Some of the apparatuses include a circuit structure that can be configured to operate in either the C-PHY mode or the D-PHY mode of the MIPI specification. In one device, the circuit structure can be included in a receiver of the device and configured to operate in the C-PHY mode. In another device, the circuit structure can be included in a receiver of the device and configured to operate in the D-PHY mode.

Abstract: Some embodiments include apparatuses and methods using the apparatuses. Some of the apparatuses include a circuit structure that can be configured to operate in either the C-PHY mode or the D-PHY mode of the MIN specification. In one device, the circuit structure can be included in a receiver of the device and configured to operate in the C-PHY mode. In another device, the circuit structure can be included in a receiver of the device and configured to operate in the D-PHY mode.

Abstract: Described herein are apparatus, system, and method for improving output signal voltage swing of a voltage mode transmitter (Tx) driver. The Tx driver may use a single power supply which is the same as the power supply of the core processor. The apparatus comprises: a voltage mode driver coupled to an output node; a switching current source, coupled to the output node, to increase voltage swing of a signal on the output node, wherein the signal is driven by the voltage mode driver; and a bias generator to bias the switching current source.

Abstract: An apparatus is described having an electrical interface that supports a first specification and a second specification. The first specification specifies differentially transmitted data. The second specification specifies at least three transmitted data signals. The electrical interface includes a plurality of modular transmitter circuits where each transmitter circuit includes a single ended driver and a select circuit. The select circuit is to select either one end of a differential signal associated with the first specification or one of the at least three transmitted data signals associated with the second specification.

Abstract: Embodiments are generally directed to smart impedance matching for high-speed I/O. In some embodiments, a circuit includes an impedance sensing block; a finite state machine to provide impedance tuning for a driver; and a control block, the control block to provide a feedback loop to check and tune impedance of the driver. The impedance sensing block is to sample an output voltage of the driver to determine whether the impedance of the driver is greater than or less than an impedance of the channel; and the finite state machine is to produce a signal to decrease or increase the impedance of the driver based on the determination whether the impedance of the driver is greater than or less than the impedance of the channel.

Abstract: Embodiments include apparatuses, methods, and systems for transmitting a data signal over one or more transmission lines. In one embodiment, a transmitter circuit includes a plurality of programmable impedance driver (PID) circuits coupled in parallel with one another to drive a data signal on a transmission line. The individual PID circuits may include a pull-up transistor to receive a pull-up signal, a pull-down transistor to receive a pull-down signal, and first and second resistors coupled in series with one another between the pull-up and pull-down transistors. An output contact may be coupled to a node between the first and second resistors to pass an output signal that is responsive to the pull-up and pull-down signals.

Abstract: Described herein is a low power squelch circuit which comprises a clock generation unit to generate first and second phases of a clock signal; a sampling unit to sample a differential input signal according to the first and second phases of the clock signal, the sampler to generate a sampled differential signal; and a differential amplifier to amplify the sampled differential signal.

Abstract: Described herein is an apparatus, method and system corresponding to relate to a low power digital phase interpolator (PI). The apparatus comprises: a digital mixer unit to generate phase signals from a series of input signals, the phase signals having phases which are digitally controlled; a poly-phase filter, coupled to the digital mixer unit, to generate a filtered signal by reducing phase error in the phase signals; and an output buffer, coupled to the poly-phase filter, to generate an output signal by buffering the filtered signal. The low power digital PI consumes less power compared to traditional current-mode PIs operating on the same power supply levels because the digital PI is independent of any bias circuit which are needed for current mode PIs.

Abstract: In one embodiment, an apparatus includes a clock generator to generate differential clock signals. The apparatus also includes a distributed polyphase filter to obtain phase-corrected multi-phase clock signals based on the differential clock signals.

Abstract: Described herein is a low power high-speed digital receiver. The apparatus of the receiver comprises: a sampling unit operable to sample a differential input signal and to boost input signal gain, the sampling unit to generate a sampled differential signal with boosted input signal gain; and a differential amplifier to amplify the sampled differential signal with boosted input signal gain, the differential amplifier to generate a differential amplified signal.

Abstract: Described herein is a low power squelch circuit which comprises a clock generation unit to generate first and second phases of a clock signal; a sampling unit to sample a differential input signal according to the first and second phases of the clock signal, the sampler to generate a sampled differential signal; and a differential amplifier to amplify the sampled differential signal.

Abstract: Embodiments include apparatuses, methods, and systems for transmitting a data signal over one or more transmission lines. In one embodiment, a transmitter circuit includes a plurality of programmable impedance driver (PID) circuits coupled in parallel with one another to drive a data signal on a transmission line. The individual PID circuits may include a pull-up transistor to receive a pull-up signal, a pull-down transistor to receive a pull-down signal, and first and second resistors coupled in series with one another between the pull-up and pull-down transistors. An output contact may be coupled to a node between the first and second resistors to pass an output signal that is responsive to the pull-up and pull-down signals.

Abstract: Described herein is an apparatus, method and system corresponding to relate to a low power digital phase interpolator (PI). The apparatus comprises: a digital mixer unit to generate phase signals from a series of input signals, the phase signals having phases which are digitally controlled; a poly-phase filter, coupled to the digital mixer unit, to generate a filtered signal by reducing phase error in the phase signals; and an output buffer, coupled to the poly-phase filter, to generate an output signal by buffering the filtered signal. The low power digital PI consumes less power compared to traditional current-mode PIs operating on the same power supply levels because the digital PI is independent of any bias circuit which are needed for current mode PIs.

Abstract: Described herein is an apparatus, method and system corresponding to relate to a low power digital phase interpolator (PI). The apparatus comprises: a digital mixer unit to generate phase signals from a series of input signals, the phase signals having phases which are digitally controlled; a poly-phase filter, coupled to the digital mixer unit, to generate a filtered signal by reducing phase error in the phase signals; and an output buffer, coupled to the poly-phase filter, to generate an output signal by buffering the filtered signal. The low power digital PI consumes less power compared to traditional current-mode PIs operating on the same power supply levels because the digital PI is independent of any bias circuit which are needed for current mode PIs.

Abstract: Described herein is a low power high-speed digital receiver. The apparatus of the receiver comprises: a sampling unit operable to sample a differential input signal and to boost input signal gain, the sampling unit to generate a sampled differential signal with boosted input signal gain; and a differential amplifier to amplify the sampled differential signal with boosted input signal gain, the differential amplifier to generate a differential amplified signal.