Patents by Inventor Hongqi Li
Hongqi Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11930260Abstract: An optical path switching method is applied to a surveillance module. The method includes: determining a target magnification; and (i) when the target magnification is less than or equal to a maximum magnification of a camera, setting a magnification of the camera to the target magnification, determining that a reflection element is at a first location or in a first working state, and performing image capture by using the camera alone; or (ii) when the target magnification is greater than a maximum magnification of the camera, setting a magnification of the camera to a first magnification, determining that the reflection element is at a second location or in a second working state, and performing image capture by using both the camera and a teleconverter, where a product of the first magnification and a magnification of the teleconverter is the target magnification. The method increases a surveillance distance while reducing costs.Type: GrantFiled: April 27, 2022Date of Patent: March 12, 2024Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Qingping Wang, Hongqi Hu, Ruihua Li, Changcai Lai, Shisheng Zheng, Yanlin Song
-
Patent number: 11922335Abstract: The present disclosure relates to a method and system for evaluating the macro resilience of offshore oil well control equipment. The method for evaluating the macro resilience of offshore oil well control equipment comprises six steps: determining the type and strength of external disaster; calculating the failure rate of components; calculating the recovery rate of the components; modeling the BN for a degradation process; modeling the BN for a maintenance process; and calculating the resilience of the offshore oil well control equipment. A system for evaluating the macro resilience of offshore oil well control equipment comprises an external disaster evaluation module, a component failure rate calculation subsystem, a reliability degradation process simulation module, a fault identification module, a component recovery rate calculation module, a reliability recovery process simulation module, a reliability change curve derivation unit and an resilience calculation unit.Type: GrantFiled: December 5, 2019Date of Patent: March 5, 2024Assignee: China University of Petroleum (East China)Inventors: Baoping Cai, Yonghong Liu, Yanping Zhang, Chuntan Gao, Xiaoyan Shao, Hongqi Xu, Xincheng Li, Yandong Chen, Renjie Ji, Zengkai Liu, Libing Liu, Rikui Zhang, Yuqian Yang, Shitang Liu, Xin Wei
-
Patent number: 11770928Abstract: A device has memory cells located within a cell deck of the device. The device includes functional vias within the cell deck, and one or more floating vias within the cell deck. The functional vias are electrically coupled to conductive structures of the device and the one or more floating vias have at least one end electrically isolated from the conductive structures of the device. Methods of forming a device may include forming memory cells in a cell deck, and forming floating vias in a dielectric material adjacent to the memory cells. An overlying mask material is removed from the dielectric material, and at least some memory cells are protected from mechanical damage during the removal of the overlying mask material with the floating vias. Electronic systems may include such devices.Type: GrantFiled: May 10, 2022Date of Patent: September 26, 2023Assignee: Micron Technology, Inc.Inventors: Hongqi Li, James A. Cultra, Sri Sai Sivakumar Vegunta
-
Patent number: 11764147Abstract: Methods and apparatuses for slit oxide and via formation techniques are described, for example, for fabricating three dimensional memory devices that may include multiple decks of memory cells that each include memory cell stacks and associated access lines. The techniques may create an interconnect region without removing a portion of the memory cell stacks. The interconnect region may include one or more conductive vias extending through the decks of memory cells to couple the access lines with logic circuitry that may be located underneath the decks of memory cells. Further, the techniques may divide an array of memory cells into multiple subarrays of memory cells by forming trenches, which may sever the access lines. In some cases, each subarray of memory cells may be electrically isolated from other subarrays of memory cells. The techniques may reduce a total number of fabrication process steps.Type: GrantFiled: September 29, 2021Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Hongqi Li, Kaushik Varma Sagi, Manzar Siddik
-
Patent number: 11600666Abstract: Some embodiments include an arrangement having a memory tier with memory cells on opposing sides of a coupling region. First sense/access lines are under the memory cells, and are electrically connected with the memory cells. A conductive interconnect is within the coupling region. A second sense/access line extends across the memory cells, and across the conductive interconnect. The second sense/access line has a first region having a second conductive material over a first conductive material, and has a second region having only the second conductive material. The first region is over the memory cells, and is electrically connected with the memory cells. The second region is over the conductive interconnect and is electrically coupled with the conductive interconnect. An additional tier is under the memory tier, and includes CMOS circuitry coupled with the conductive interconnect. Some embodiments include methods of forming multitier arrangements.Type: GrantFiled: February 8, 2021Date of Patent: March 7, 2023Assignee: Micron Technology, Inc.Inventors: Lei Wei, Hongqi Li
-
Publication number: 20230005991Abstract: Semiconductor devices with on-pitch vias, and associated systems and methods, are disclosed herein. In one embodiment, the semiconductor device may include a 3-dimensional (3D) cross-point memory array. The semiconductor device also includes access lines for the memory array, which couple with on-pitch vias connected to CMOS circuitry disposed underneath the memory array. In some embodiments, a first access line may be coupled with a first via outside a boundary of the memory array, where the first via is separated from the boundary by a first distance and has a first length longitudinal to the first access line. Further, a second access line may be coupled with a second via outside the boundary, where the second via is separated from the boundary by a second distance greater than the first distance and has a second length longitudinal to the second access line, the second length different from the first length.Type: ApplicationFiled: September 1, 2022Publication date: January 5, 2023Inventors: Hongqi Li, James A. Cultra
-
Patent number: 11545623Abstract: Methods, systems, and devices for fabrication of memory cells are described. An electrode layer may have an initial thickness variation after being formed. The electrode layer may be smoothened prior to forming additional layers of a memory cell, thus decreasing the thickness variation. The subsequent layer fabricated may have a thickness variation that may be dependent on the thickness variation of the electrode layer. By decreasing the thickness variation of the electrode layer prior to forming the subsequent layer, the subsequent layer may also have a decreased thickness variation. The decreased thickness variation of the subsequent layer may impact the electrical behavior of memory cells formed from the subsequent layer. In some cases, the decreased thickness variation of the subsequent layer may allow for more predictable voltage thresholds for such memory cells, thus increasing the read windows for the memory cells.Type: GrantFiled: October 8, 2020Date of Patent: January 3, 2023Assignee: Micron Technology, Inc.Inventors: Pengyuan Zheng, Yongjun J. Hu, Yao Jin, Hongqi Li, Andrea Gotti
-
Patent number: 11437435Abstract: Semiconductor devices with on-pitch vias, and associated systems and methods, are disclosed herein. In one embodiment, the semiconductor device may include a 3-dimensional (3D) cross-point memory array. The semiconductor device also includes access lines for the memory array, which couple with on-pitch vias connected to CMOS circuitry disposed underneath the memory array. In some embodiments, a first access line may be coupled with a first via outside a boundary of the memory array, where the first via is separated from the boundary by a first distance and has a first length longitudinal to the first access line. Further, a second access line may be coupled with a second via outside the boundary, where the second via is separated from the boundary by a second distance greater than the first distance and has a second length longitudinal to the second access line, the second length different from the first length.Type: GrantFiled: August 3, 2020Date of Patent: September 6, 2022Assignee: Micron Technology, Inc.Inventors: Hongqi Li, James A. Cultra
-
Publication number: 20220271052Abstract: A device has memory cells located within a cell deck of the device. The device includes functional vias within the cell deck, and one or more floating vias within the cell deck. The functional vias are electrically coupled to conductive structures of the device and the one or more floating vias have at least one end electrically isolated from the conductive structures of the device. Methods of forming a device may include forming memory cells in a cell deck, and forming floating vias in a dielectric material adjacent to the memory cells. An overlying mask material is removed from the dielectric material, and at least some memory cells are protected from mechanical damage during the removal of the overlying mask material with the floating vias. Electronic systems may include such devices.Type: ApplicationFiled: May 10, 2022Publication date: August 25, 2022Inventors: Hongqi Li, James A. Cultra, Sri Sai Sivakumar Vegunta
-
Patent number: 11367681Abstract: Methods and apparatuses for slit oxide and via formation techniques are described, for example, for fabricating three dimensional memory devices that may include multiple decks of memory cells that each include memory cell stacks and associated access lines. The techniques may create an interconnect region without removing a portion of the memory cell stacks. The interconnect region may include one or more conductive vias extending through the decks of memory cells to couple the access lines with logic circuitry that may be located underneath the decks of memory cells. Further, the techniques may divide an array of memory cells into multiple subarrays of memory cells by forming trenches, which may sever the access lines. In some cases, each subarray of memory cells may be electrically isolated from other subarrays of memory cells. The techniques may reduce a total number of fabrication process steps.Type: GrantFiled: January 24, 2019Date of Patent: June 21, 2022Assignee: Micron Technology, Inc.Inventors: Hongqi Li, Kaushik Varma Sagi, Manzar Siddik
-
Patent number: 11355508Abstract: A device has memory cells located within a cell deck of the device. The device includes functional vias within the cell deck, and one or more floating vias within the cell deck. The functional vias are electrically coupled to conductive structures of the device and the one or more floating vias have at least one end electrically isolated from the conductive structures of the device. Methods of forming a device may include forming memory cells in a cell deck, and forming floating vias in a dielectric material adjacent to the memory cells. An overlying mask material is removed from the dielectric material, and at least some memory cells are protected from mechanical damage during the removal of the overlying mask material with the floating vias. Electronic systems may include such devices.Type: GrantFiled: August 13, 2020Date of Patent: June 7, 2022Assignee: Micron Technology, Inc.Inventors: Hongqi Li, James A. Cultra, Sri Sai Sivakumar Vegunta
-
Publication number: 20220052061Abstract: A device has memory cells located within a cell deck of the device. The device includes functional vias within the cell deck, and one or more floating vias within the cell deck. The functional vias are electrically coupled to conductive structures of the device and the one or more floating vias have at least one end electrically isolated from the conductive structures of the device. Methods of forming a device may include forming memory cells in a cell deck, and forming floating vias in a dielectric material adjacent to the memory cells. An overlying mask material is removed from the dielectric material, and at least some memory cells are protected from mechanical damage during the removal of the overlying mask material with the floating vias. Electronic systems may include such devices.Type: ApplicationFiled: August 13, 2020Publication date: February 17, 2022Inventors: Hongqi Li, James A. Cultra, Sri Sai Sivakumar Vegunta
-
Publication number: 20220037400Abstract: Semiconductor devices with on-pitch vias, and associated systems and methods, are disclosed herein. In one embodiment, the semiconductor device may include a 3-dimensional (3D) cross-point memory array. The semiconductor device also includes access lines for the memory array, which couple with on-pitch vias connected to CMOS circuitry disposed underneath the memory array. In some embodiments, a first access line may be coupled with a first via outside a boundary of the memory array, where the first via is separated from the boundary by a first distance and has a first length longitudinal to the first access line. Further, a second access line may be coupled with a second via outside the boundary, where the second via is separated from the boundary by a second distance greater than the first distance and has a second length longitudinal to the second access line, the second length different from the first length.Type: ApplicationFiled: August 3, 2020Publication date: February 3, 2022Inventors: Hongqi Li, James A. Cultra
-
Publication number: 20220020685Abstract: Methods and apparatuses for slit oxide and via formation techniques are described, for example, for fabricating three dimensional memory devices that may include multiple decks of memory cells that each include memory cell stacks and associated access lines. The techniques may create an interconnect region without removing a portion of the memory cell stacks. The interconnect region may include one or more conductive vias extending through the decks of memory cells to couple the access lines with logic circuitry that may be located underneath the decks of memory cells. Further, the techniques may divide an array of memory cells into multiple subarrays of memory cells by forming trenches, which may sever the access lines. In some cases, each subarray of memory cells may be electrically isolated from other subarrays of memory cells. The techniques may reduce a total number of fabrication process steps.Type: ApplicationFiled: September 29, 2021Publication date: January 20, 2022Inventors: Hongqi Li, Kaushik Varma Sagi, Manzar Siddik
-
Patent number: 11203239Abstract: The disclosure relates to a traction device and a traction method. The traction device includes: a support chassis; a swing arm, one end of the swing arm is rotatably connected to the support chassis by a rotating shaft such that the swing arm can be switched in a retracted state and a deployed state, wherein the swing arm in the deployed state is adapted to drive the wheel of the vehicle to rotate and tow the vehicle; a driving mechanism, connected to the swing arm, wherein the driving mechanism is capable of driving the swing arm to horizontally rotate around the rotating shaft to switch the swing arm between the retracted state and the deployed state; and a rolling assembly, disposed on a side of the support chassis and being capable of preventing the wheel from contacting with the side of the support chassis when the vehicle is towed.Type: GrantFiled: February 13, 2018Date of Patent: December 21, 2021Assignee: Nuctech Company LimitedInventors: Shangmin Sun, Hongqi Li, Yuan He, Quanwei Song, Qiangqiang Wang, Weifeng Yu
-
Patent number: 11104309Abstract: A fork-arm lift tractor includes a vehicle body, a supporting plate disposed above the vehicle body, a lifting device for driving the supporting plate to be lifted, a front and rear fork-arm assemblies, a front and rear fork-arm drive assemblies. The front fork-arm assembly includes two front fork-arms rotatably disposed at the supporting plate. The rear fork-arm assembly includes two rear fork-arms rotatably disposed at the supporting plate, and the front and rear fork-arms may be deployed or retracted from both sides of the supporting plate. The front fork-arm driving assembly includes a front transmission part, and a front power device disposed at the supporting plate and may drive the front transmission part to move horizontally linearly so as to rotate the two front fork-arms. The rear fork-arm driving assembly has almost the same structure of the front fork-arm driving assembly and is used to rotate the two rear fork-arms.Type: GrantFiled: December 27, 2018Date of Patent: August 31, 2021Assignees: TSINGHUA UNIVERSITY, NUCTECH COMPANY LIMITEDInventors: Yuan He, Jianmin Li, Hongqi Li, Yulan Li, Qiangqiang Wang, Yuanjing Li, Zhiqiang Chen, Li Zhang
-
Publication number: 20210183697Abstract: Methods of exposing conductive vias of semiconductor devices may involve positioning a barrier material over conductive vias extending from a backside surface of a substrate to at least substantially conform to the conductive vias. A self-planarizing isolation material may be positioned on a side of the barrier material opposing the substrate. An exposed surface of the self-planarizing isolation material may be at least substantially planar. A portion of the self-planarizing isolation material, a portion of the barrier material, and a portion of at least some of the conductive vias may be removed to expose each of the conductive vias. Removal may be stopped after exposing at least one laterally extending portion of the barrier material proximate the substrate.Type: ApplicationFiled: March 1, 2021Publication date: June 17, 2021Inventors: Hongqi Li, Anurag Jindal, Irina Vasilyeva
-
Publication number: 20210167132Abstract: Some embodiments include an arrangement having a memory tier with memory cells on opposing sides of a coupling region. First sense/access lines are under the memory cells, and are electrically connected with the memory cells. A conductive interconnect is within the coupling region. A second sense/access line extends across the memory cells, and across the conductive interconnect. The second sense/access line has a first region having a second conductive material over a first conductive material, and has a second region having only the second conductive material. The first region is over the memory cells, and is electrically connected with the memory cells. The second region is over the conductive interconnect and is electrically coupled with the conductive interconnect. An additional tier is under the memory tier, and includes CMOS circuitry coupled with the conductive interconnect. Some embodiments include methods of forming multitier arrangements.Type: ApplicationFiled: February 8, 2021Publication date: June 3, 2021Applicant: Micron Technology, Inc.Inventors: Lei Wei, Hongqi Li
-
Patent number: 11011420Abstract: Semiconductor devices having interconnects incorporating negative expansion (NTE) materials are disclosed herein. In one embodiment a semiconductor device includes a substrate having an opening that extends at least partially through the substrate. A conductive material having a positive coefficient of thermal expansion (CTE) partially fills the opening. A negative thermal expansion (NTE) having a negative CTE also partially fills the opening. In one embodiment, the conductive material includes copper and the NTE material includes zirconium tungstate.Type: GrantFiled: January 27, 2020Date of Patent: May 18, 2021Assignee: Micron Technology, Inc.Inventors: Hongqi Li, Anurag Jindal, Jin Lu, Shyam Ramalingam
-
Publication number: 20210098697Abstract: Methods, systems, and devices for fabrication of memory cells are described. An electrode layer may have an initial thickness variation after being formed. The electrode layer may be smoothened prior to forming additional layers of a memory cell, thus decreasing the thickness variation. The subsequent layer fabricated may have a thickness variation that may be dependent on the thickness variation of the electrode layer. By decreasing the thickness variation of the electrode layer prior to forming the subsequent layer, the subsequent layer may also have a decreased thickness variation. The decreased thickness variation of the subsequent layer may impact the electrical behavior of memory cells formed from the subsequent layer. In some cases, the decreased thickness variation of the subsequent layer may allow for more predictable voltage thresholds for such memory cells, thus increasing the read windows for the memory cells.Type: ApplicationFiled: October 8, 2020Publication date: April 1, 2021Inventors: Pengyuan Zheng, Yongjun J. Hu, Yao Jin, Hongqi Li, Andrea Gotti