Patents by Inventor Hong-Yi Hubert Chen
Hong-Yi Hubert Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7882332Abstract: A register system for a data processing system includes an address encoder that generates an encoded address based on a processor mode identifier and a register identifier and memory comprising 2T?1 unbanked registers. The encoded address identifies one of the 2T?1 unbanked registers associated with one of the P processor modes. The encoded address comprises T bits. The register identifier identifies one of 2T?1 unbanked registers. The processor mode identifier identifies P processor modes, where T and P are integers greater than two.Type: GrantFiled: October 13, 2008Date of Patent: February 1, 2011Assignee: Marvell International Ltd.Inventors: Hong-Yi Hubert Chen, Henry Hin Kwong Fan
-
Patent number: 7096345Abstract: A data processing system for executing a plurality of instructions having a prescribed program order comprises a register file, a reorder buffer, and a plurality of functional units. The register file includes a plurality of registers to store data. The reorder buffer includes N buffer locations of which M buffer locations are bypassable and N?M buffer locations are non-bypassable, wherein N and M are integers and N>M. Each functional unit is capable of executing instructions regardless of the prescribed program order. The reorder buffer temporarily stores data corresponding to the plurality of instructions. When data of one of the plurality of instructions to be executed by a corresponding one of the plurality of functions units is temporarily stored in one of the M bypassable buffer locations, the reorder buffer transfers the data in one of the bypassable M buffer locations to the corresponding one of the functional units in order to execute the instruction.Type: GrantFiled: September 26, 2003Date of Patent: August 22, 2006Assignee: Marvell International Ltd.Inventors: Hong-Yi Hubert Chen, Richard Yen-Ching Lee, Geoffrey Yung, Jensen Tjeng
-
Patent number: 6816943Abstract: A processing system is disclosed. The processing system includes at least one cache and at least one scratch pad memory. The system also includes a processor for accessing the at least one cache and at least one scratch pad memory. The at least one scratch pad memory is smaller in size than the at least one cache. The processor accesses the data in the at least one scratch pad memory before accessing the at least one cache to determine if the appropriate data is therein. There are two important features of the present invention. The first feature is that an instruction can be utilized to fill a scratch pad memory with the appropriate data in an efficient manner. The second feature is that once the scratch pad has the appropriate data, it can be accessed more efficiently to retrieve this data within the cache and memory space not needed for this data.Type: GrantFiled: May 6, 2003Date of Patent: November 9, 2004Assignee: Arm LimitedInventor: Hong-Yi Hubert Chen
-
Patent number: 6643736Abstract: A processing system is disclosed. The processing system includes at least one cache and at least one scratch pad memory. The system also includes a processor for accessing the at least one cache and at least one scratch pad memory. The at least one scratch pad memory is smaller in size than the at least one cache. The processor accesses the data in the at least one scratch pad memory before accessing the at least one cache to determine if the appropriate data is therein. There are two important features of the present invention. The first feature is that an instruction can be utilized to fill a scratch pad memory with the appropriate data in an efficient manner. The second feature is that once the scratch pad has the appropriate data, it can be accessed more efficiently to retrieve this data within the cache and memory space not needed for this data.Type: GrantFiled: August 29, 2000Date of Patent: November 4, 2003Assignee: Arm LimitedInventor: Hong-Yi Hubert Chen
-
Publication number: 20030196039Abstract: A processing system is disclosed. The processing system includes at least one cache and at least one scratch pad memory. The system also includes a processor for accessing the at least one cache and at least one scratch pad memory. The at least one scratch pad memory is smaller in size than the at least one cache. The processor accesses the data in the at least one scratch pad memory before accessing the at least one cache to determine if the appropriate data is therein. There are two important features of the present invention. The first feature is that an instruction can be utilized to fill a scratch pad memory with the appropriate data in an efficient manner. The second feature is that once the scratch pad has the appropriate data, it can be accessed more efficiently to retrieve this data within the cache and memory space not needed for this data.Type: ApplicationFiled: May 6, 2003Publication date: October 16, 2003Applicant: ARM LimitedInventor: Hong-Yi Hubert Chen
-
Patent number: 6473864Abstract: A method and system for controlling a program in a processor system is disclosed. The processor system includes processor, a normal memory and a fast memory. The method and system comprises partitioning the program into a performance critical portion and a non-critical portion; and storing the performance critical portion of the program into the fast memory. The method and system further includes storing the non-critical portion in the normal memory, and causing the processor to execute the performance critical portion and non-critical portions at the appropriate time. Accordingly, through the use of the present invention power is conserved in the processing system when executing a program.Type: GrantFiled: July 29, 1999Date of Patent: October 29, 2002Assignee: picoTurbo, Inc.Inventor: Hong-Yi Hubert Chen
-
Publication number: 20020108022Abstract: A method and system for allowing back to back write operations utilizing a single port cache is disclosed. The method and system comprises overlapping and pipelining the tag lookup and data write instruction. In so doing, the processor would be able to perform single cycle cache hit detection/data write in a single port SRAM data cache. Two instructions can be operated on simultaneously without either of the two stages being idle. Accordingly, during the tag lookup cycle the data can be read while the data write cycle writes data. This simple pipelining procedure will allow the number of instruction cycles reduced down to only one cycle. Moreover, this methodology will work for consecutive read seek and data write to the same memory address as well.Type: ApplicationFiled: April 28, 1999Publication date: August 8, 2002Inventor: HONG-YI HUBERT CHEN
-
Patent number: 6356995Abstract: A processing system in accordance with the present invention is disclosed. The processing system comprises a processor and a microcode sequencer coupled to the processor. The microcode sequencer includes a plurality of modules. Each of the modules enables a specific function based upon a selection signal from the processor. A system and method in accordance with the present invention provides for many advantages over conventional systems. First of all, there is an efficient register bank and the hardware is smaller and more efficient than a DSP. Finally, since it is possible to program macro instructions for different applications, it is more flexible than DSP systems. It also is smaller, has a lower gate count and is faster to market because it is software programmable. Unlike RISC or coprocessor type systems, only a single assembler is needed to handle DSP and multimedia instructions. In addition, a large cache memory is not required while having a higher code density for a particular application.Type: GrantFiled: July 2, 1998Date of Patent: March 12, 2002Assignee: picoTurbo, Inc.Inventor: Hong-Yi Hubert Chen
-
Publication number: 20010034828Abstract: A processing system in accordance with the present invention is disclosed. The processing system comprises a processor and a microcode sequencer coupled to the processor. The microcode sequencer includes a plurality of modules. Each of the modules enables a specific function based upon a selection signal from the processor. A system and method in accordance with the present invention provides for many advantages over conventional systems. First of all, there is an efficient register bank and the hardware is smaller and more efficient than a DSP. Finally, since it is possible to program macro instructions for different applications, it is more flexible than DSP systems. It also is smaller, has a lower gate count and is faster to market because it is software programmable. Unlike RISC or coprocessor type systems, only a single assembler is needed to handle DSP and multimedia instructions. In addition, a large cache memory is not required while having a higher code density for a particular application.Type: ApplicationFiled: July 2, 1998Publication date: October 25, 2001Inventor: HONG-YI HUBERT CHEN