Patents by Inventor Hoo-Sung Cho
Hoo-Sung Cho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10446580Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: GrantFiled: March 11, 2019Date of Patent: October 15, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang Gn Yun, Sun Young Kim, Hoo Sung Cho
-
Publication number: 20190206891Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: ApplicationFiled: March 11, 2019Publication date: July 4, 2019Inventors: JANG GN YUN, SUN YOUNG KIM, HOO SUNG CHO
-
Patent number: 10304847Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the wirings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: GrantFiled: March 16, 2018Date of Patent: May 28, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Min Lee, Hoo-Sung Cho, Jeong-Seok Nam, Jong-Min Lee, Yong-Joon Choi
-
Patent number: 10242999Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: GrantFiled: March 20, 2017Date of Patent: March 26, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang Gn Yun, Sun Young Kim, Hoo Sung Cho
-
Patent number: 10090314Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the wirings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: GrantFiled: June 2, 2017Date of Patent: October 2, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Min Lee, Hoo-Sung Cho, Jeong-Seok Nam, Jong-Min Lee, Yong-Joon Choi
-
Publication number: 20180211968Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the wirings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: ApplicationFiled: March 16, 2018Publication date: July 26, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Seung-Min Lee, Hoo-Sung Cho, Jeong-Seok Nam, Jong-Min Lee, Yong-Joon Choi
-
Publication number: 20180083030Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: ApplicationFiled: March 20, 2017Publication date: March 22, 2018Inventors: JANG GN YUN, SUN YOUNG KIM, HOO SUNG CHO
-
Publication number: 20170271351Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the wirings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: ApplicationFiled: June 2, 2017Publication date: September 21, 2017Inventors: Seung-Min Lee, Hoo-Sung Cho, Jeong-Seok Nam, Jong-Min Lee, Yong-Joon Choi
-
Patent number: 9698151Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the wirings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: GrantFiled: June 10, 2016Date of Patent: July 4, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Min Lee, Hoo-Sung Cho, Jeong-Seok Nam, Jong-Min Lee, Yong-Joon Choi
-
Patent number: 9673195Abstract: According to some embodiments of the invention, a substrate doped with a P type impurity is provided. An N type impurity is doped into the substrate to divide the substrate into a P type impurity region and an N type impurity region. Active patterns having a first pitch are formed in the P type and N type impurity regions. Gate patterns having a second pitch are formed on the active patterns in a direction substantially perpendicular to the active patterns. Other embodiments are described and claimed.Type: GrantFiled: April 29, 2014Date of Patent: June 6, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Man-Hyoung Ryoo, Gi-Sung Yeo, Si-Hyeung Lee, Gyu-Chul Kim, Sung-Gon Jung, Chang-Min Park, Hoo-Sung Cho
-
Publication number: 20170103993Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the wirings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: ApplicationFiled: June 10, 2016Publication date: April 13, 2017Inventors: Seung-Min LEE, Hoo-Sung CHO, Jeong-Seok NAM, Jong-Min LEE, Yong-Joon CHOI
-
Patent number: 9570446Abstract: A semiconductor device includes a plurality of semiconductor devices, a plurality of metal lines electrically connected to at least one of the semiconductor devices, and a protective layer on the metal lines. The protective layer includes a plurality of open areas partially exposing the metal lines and which serves as pads. A first pad includes a first area that extends from at least one of the metal lines and at least one second area around and separated from the first area.Type: GrantFiled: December 18, 2015Date of Patent: February 14, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Hyo Seok Woo, In Mo Kim, Bora Lee, Sun Young Kim, Hoo Sung Cho
-
Patent number: 9263576Abstract: Provided is a semiconductor device. The semiconductor device includes an insulating layer extending in a first direction. A first vertical channel pillar is disposed separately from the insulating layer. A first interconnection line extends in a second direction perpendicular to the first direction, and is electrically connected to the first vertical channel pillar. A first bit line extends in the second direction, and crosses over the first interconnection line and the first vertical channel pillar. A first bit contact overlaps the first interconnection line, and electrically connects the first interconnection line to the first bit line. A length of the first bit contact in the second direction is greater than a length of the first bit contact in the first direction.Type: GrantFiled: December 19, 2014Date of Patent: February 16, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang-Gn Yun, Hoo-Sung Cho, Jae-Sun Yun
-
Patent number: 9230866Abstract: A fabricating method of a customized mask includes forming first patterns in a mold structure, forming second patterns in the mold structure using initial masks, the mold structure having the first patterns formed therein, measuring overlap failure between the first patterns and the second patterns, and fabricating customized masks by compensating for pattern positions of the initial masks based on the measuring results, wherein compensating for the pattern positions of the initial masks includes shifting positions of at least some patterns of the initial masks according to shift directions and sizes of at least some of the first patterns.Type: GrantFiled: December 26, 2013Date of Patent: January 5, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Han Lee, Hoo-Sung Cho, Cheol-Hong Kim, Seung-Hak Park
-
Publication number: 20150380549Abstract: Provided is a semiconductor device. The semiconductor device includes an insulating layer extending in a first direction. A first vertical channel pillar is disposed separately from the insulating layer. A first interconnection line extends in a second direction perpendicular to the first direction, and is electrically connected to the first vertical channel pillar. A first bit line extends in the second direction, and crosses over the first interconnection line and the first vertical channel pillar. A first bit contact overlaps the first interconnection line, and electrically connects the first interconnection line to the first bit line. A length of the first bit contact in the second direction is greater than a length of the first bit contact in the first direction.Type: ApplicationFiled: December 19, 2014Publication date: December 31, 2015Inventors: JANG-GN YUN, HOO-SUNG CHO, JAE-SUN YUN
-
Patent number: 9165611Abstract: Wiring structures of three-dimensional semiconductor devices and methods of forming the same are provided. The wiring structures may include an upper wordline and a lower wordline, each of which extends in a longitudinal direction. The upper wordline may include a recessed portion that extends for only a portion of the upper wordline in a transverse direction and the lower wordline may include a wiring area exposed by the recessed portion of the upper wordline. The wiring structures may also include an upper contact plug contacting the upper wordline and a lower contact plug contacting the wiring area. The upper and lower contact plugs may extend in a vertical direction.Type: GrantFiled: January 17, 2014Date of Patent: October 20, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Gn Yun, Hong-Soo Kim, Hoo-Sung Cho
-
Publication number: 20150147858Abstract: A non-volatile memory device includes a substrate including an active region and a field region, selection transistors and cell transistors on the active region, bit line contacts on the bridge portions, and shared bit lines electrically connected to the bit line contacts. The active region includes string portions and bridge portions. The string portions extend in a first direction and are arranged in a second direction substantially perpendicular to the first direction, and the bridge portions connect at least two adjacent string portions. Each bridge portion has a length in the first direction equal to or longer than about twice a width of each bit line contact in the first direction.Type: ApplicationFiled: December 11, 2014Publication date: May 28, 2015Inventors: Kyoung-Hoon KIM, Hong-Soo KIM, Hoo-Sung CHO
-
Publication number: 20140231925Abstract: According to some embodiments of the invention, a substrate doped with a P type impurity is provided. An N type impurity is doped into the substrate to divide the substrate into a P type impurity region and an N type impurity region. Active patterns having a first pitch are formed in the P type and N type impurity regions. Gate patterns having a second pitch are formed on the active patterns in a direction substantially perpendicular to the active patterns. Other embodiments are described and claimed.Type: ApplicationFiled: April 29, 2014Publication date: August 21, 2014Inventors: Man-Hyoung RYOO, Gi-Sung YEO, Si-Hyeung LEE, Gyu-Chul KIM, Sung-Gon JUNG, Chang-Min PARK, Hoo-Sung CHO
-
Publication number: 20140203442Abstract: Wiring structures of three-dimensional semiconductor devices and methods of forming the same are provided. The wiring structures may include an upper wordline and a lower wordline, each of which extends in a longitudinal direction. The upper wordline may include a recessed portion that extends for only a portion of the upper wordline in a transverse direction and the lower wordline may include a wiring area exposed by the recessed portion of the upper wordline. The wiring structures may also include an upper contact plug contacting the upper wordline and a lower contact plug contacting the wiring area. The upper and lower contact plugs may extend in a vertical direction.Type: ApplicationFiled: January 17, 2014Publication date: July 24, 2014Inventors: Jang-Gn Yun, Hong-Soo Kim, Hoo-Sung Cho
-
Patent number: RE48482Abstract: A vertical memory device includes a substrate, a plurality of channels on the substrate and extending in a first direction that is vertical to a top surface of the substrate, a plurality of gate lines stacked on top of each other on the substrate, a plurality of wiring over the gate lines and electrically connected to the gate lines, and an identification pattern on the substrate at the same level as a level of at least one of the rings. The gate lines surround the channels. The gate lines are spaced apart from each other along the first direction.Type: GrantFiled: February 28, 2020Date of Patent: March 23, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Min Lee, Hoo-Sung Cho, Jeong-Seok Nam, Jong-Min Lee, Yong-Joon Choi