Abstract: An electronic device has a narrow viewing angle state and a wide viewing angle state, and includes a panel and a light source providing a light passing through the panel. In the narrow viewing angle state, the light has a first relative light intensity and a second relative light intensity. The first relative light intensity is the strongest light intensity, the second relative light intensity is 50% of the strongest light intensity, the first relative light intensity corresponds to an angle of 0°, the second relative light intensity corresponds to a half-value angle, and the half-value angle is between ?15° and 15°. In the narrow angle state, a third relative light intensity at each angle between 20° and 60° or each angle between ?20° and ?60° is lower than 20% of the strongest light intensity.

Abstract: A semiconductor device includes a plurality of channel layers vertically separated from one another. The semiconductor device also includes an active gate structure comprising a lower portion and an upper portion. The lower portion wraps around each of the plurality of channel layers. The semiconductor device further includes a gate spacer extending along a sidewall of the upper portion of the active gate structure. The gate spacer has a bottom surface. Moreover, a dummy gate dielectric layer is disposed between the gate spacer and a topmost channel layer of plurality of channel layers. The dummy gate dielectric layer is in contact with a top surface of the topmost channel layer, the bottom surface of the gate spacer, and the sidewall of the gate structure.

Abstract: The present invention discloses a gate driver circuit. The gate driver circuit includes a plurality of driving units electrically connected in series, wherein the gate driver circuit receives a plurality of frequency signals and the driving units transmit a plurality of output signals sequentially. Furthermore, each driving unit includes a primary circuit, a first voltage regulator circuit and a second voltage regulator circuit.

Abstract: The present invention discloses a gate driver circuit. The gate driver circuit includes a plurality of driving units electrically connected in series, wherein the gate driver circuit receives a plurality of frequency signals and the driving units transmit a plurality of output signals sequentially. Furthermore, each driving unit includes a primary circuit, a first voltage regulator circuit and a second voltage regulator circuit.

Abstract: The present invention provides a pixel structure including a substrate, a thin-film transistor disposed on the substrate, a first insulating layer covering the thin-film transistor and the substrate, a common electrode, a connecting electrode, a second insulating layer, and a pixel electrode. The thin-film transistor includes a drain electrode. The first insulating layer has a first opening exposing the drain electrode. The common electrode and the connecting electrode are disposed on the first insulating layer. The connecting electrode extends into the first opening to be electrically connected to the drain electrode. The connecting electrode is electrically insulated from the common electrode. The second insulating layer covers the first insulating layer, the common electrode, the connecting electrode, and has a second opening exposing the connecting electrode. The pixel electrode is disposed on the second insulating layer and electrically connected to the connecting electrode through the second opening.

Abstract: A liquid crystal display includes a first substrate, a second substrate, and a liquid crystal layer, wherein the first substrate is disposed below the second substrate and the liquid crystal layer is disposed between the first substrate and the second substrates. The liquid crystal display further includes at least one thin film transistor, a common electrode, a first insulating layer, and at least one pixel electrode disposed on the upper surface of the first substrate in order. A plurality of bumps are disposed on the lower surface of the second substrate. The thin film transistor includes a gate, a source, and a drain.

Abstract: The present invention provides a pixel structure including a substrate, a thin-film transistor disposed on the substrate, a first insulating layer covering the thin-film transistor and the substrate, a common electrode, a connecting electrode, a second insulating layer, and a pixel electrode. The thin-film transistor includes a drain electrode. The first insulating layer has a first opening exposing the drain electrode. The common electrode and the connecting electrode are disposed on the first insulating layer. The connecting electrode extends into the first opening to be electrically connected to the drain electrode. The connecting electrode is electrically insulated from the common electrode. The second insulating layer covers the first insulating layer, the common electrode, the connecting electrode, and has a second opening exposing the connecting electrode. The pixel electrode is disposed on the second insulating layer and electrically connected to the connecting electrode through the second opening.

Abstract: A gate driving circuit receives a plurality of clock signals in a sequence and includes a plurality of cascaded drive units sequentially outputting an output signal, wherein a first-stage drive unit of the gate driving circuit receives a scan start signal or a scan end signal while a last-stage drive unit thereof receives a scan end signal or a scan start signal; wherein a driving direction of the gate driving circuit is reversed by reversing the sequence of the clock signals and exchanging the scan start signal and the scan end signal. The present invention further provides a driving method of a gate driving circuit.

Abstract: A gate driving circuit receives a plurality of clock signals in a sequence and includes a plurality of cascaded drive units sequentially outputting an output signal, wherein a first-stage drive unit of the gate driving circuit receives a scan start signal or a scan end signal while a last-stage drive unit thereof receives a scan end signal or a scan start signal; wherein a driving direction of the gate driving circuit is reversed by reversing the sequence of the clock signals and exchanging the scan start signal and the scan end signal. The present invention further provides a driving method of a gate driving circuit.

Abstract: An integrated gate driver circuit includes an output drive circuit and a voltage stabilizing circuit. The voltage stabilizing circuit is configured to stabilize an output voltage outputted by the output drive circuit thereby reducing the ripple of the output voltage.

Abstract: A gate driving circuit receives a plurality of clock signals in a sequence and includes a plurality of cascaded drive units sequentially outputting an output signal, wherein a first-stage drive unit of the gate driving circuit receives a scan start signal or a scan end signal while a last-stage drive unit thereof receives a scan end signal or a scan start signal; wherein a driving direction of the gate driving circuit is reversed by reversing the sequence of the clock signals and exchanging the scan start signal and the scan end signal. The present invention further provides a driving method of a gate driving circuit.

Abstract: An integrated gate driver circuit includes an output drive circuit and a voltage stabilizing circuit. The voltage stabilizing circuit is configured to stabilize an output voltage outputted by the output drive circuit thereby reducing the ripple of the output voltage.

Abstract: A gate driving circuit receives a plurality of clock signals in a sequence and includes a plurality of cascaded drive units sequentially outputting an output signal, wherein a first-stage drive unit of the gate driving circuit receives a scan start signal or a scan end signal while a last-stage drive unit thereof receives a scan end signal or a scan start signal; wherein a driving direction of the gate driving circuit is reversed by reversing the sequence of the clock signals and exchanging the scan start signal and the scan end signal. The present invention further provides a driving method of a gate driving circuit.