Patents by Inventor Hsien-Shou Wang
Hsien-Shou Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8709940Abstract: A circuit board structure and a method for fabricating the same are proposed. The structure includes an insulating protective layer having a plurality of openings in which conductive vias are formed, a patterned circuit layer formed on the surface of the insulating protective layer and electrically connected to the conductive vias in the openings of the insulating protective layer, and a dielectric layer formed on the insulating protective layer and on the surface of the patterned circuit layer, wherein a plurality of openings are formed in the dielectric layer to thereby expose parts of the patterned circuit layer. Accordingly, the present invention reduces the thickness of a circuit board, which reduces package size, improves product performance, and conforms to the developmental trend toward smaller electronic devices.Type: GrantFiled: March 11, 2011Date of Patent: April 29, 2014Assignee: Unimicron Technology Corp.Inventors: Shing-Ru Wang, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20110154664Abstract: A circuit board structure and a method for fabricating the same are proposed. The structure includes an insulating protective layer having a plurality of openings in which conductive vias are formed, a patterned circuit layer formed on the surface of the insulating protective layer and electrically connected to the conductive vias in the openings of the insulating protective layer, and a dielectric layer formed on the insulating protective layer and on the surface of the patterned circuit layer, wherein a plurality of openings are formed in the dielectric layer to thereby expose parts of the patterned circuit layer. Accordingly, the present invention reduces the thickness of a circuit board, which reduces package size, improves product performance, and conforms to the developmental trend toward smaller electronic devices.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Applicant: UNIMICRON TECHNOLOGY CORP.Inventors: Shing-Ru Wang, Hsien-Shou Wang, Shih-Ping Hsu
-
Patent number: 7906850Abstract: A circuit board structure and a method for fabricating the same are proposed. The structure includes an insulating protective layer having a plurality of openings in which conductive vias are formed, a patterned circuit layer formed on the surface of the insulating protective layer and electrically connected to the conductive vias in the openings of the insulating protective layer, and a dielectric layer formed on the insulating protective layer and on the surface of the patterned circuit layer, wherein a plurality of openings are formed in the dielectric layer to thereby expose parts of the patterned circuit layer. Accordingly, the present invention reduces the thickness of a circuit board, which reduces package size, improves product performance, and conforms to the developmental trend toward smaller electronic devices.Type: GrantFiled: October 27, 2006Date of Patent: March 15, 2011Assignee: Unimicron Technology Corp.Inventors: Shing-Ru Wang, Hsien-Shou Wang, Shih-Ping Hsu
-
Patent number: 7867888Abstract: The present invention provides a flip-chip package substrate and a method for fabricating a flip-chip package substrate comprising a circuit build-up structure, which comprises at least a dielectric layer and at least a circuit layer, wherein each dielectric layer comprises a first surface and a second surface, plural vias are formed in the first surface, the circuit layer is formed on the first surface and in the vias to electrically connect to another circuit layer disposed under the dielectric layer; a metal layer embedded in the exposed second surface of the circuit build-up structure without protruding the exposed second surface and connected to the circuit layer; and two solder masks disposed on the exposed first surface and the exposed second surface of the circuit build-up structure, wherein the solder masks have plural openings to separately expose part of the circuit layer and the metal layer functioning as conductive pads.Type: GrantFiled: June 6, 2007Date of Patent: January 11, 2011Assignee: Unimicron Technology Corp.Inventor: Hsien-Shou Wang
-
Patent number: 7820233Abstract: The present invention relates to a method to fabricate a flip chip substrate structure, which comprises: providing a carrier; forming a patterned resist layer on the surface of the carrier; forming sequentially a first metal layer, an etching-stop layer, and a second metal layer; removing the resist layer, forming a patterned first solder mask, and then forming at least one first circuit build up structure thereon; forming additionally a patterned second solder mask on the circuit build up structure; respectively removing the carrier, the first metal layer, and the etching-stop layer; and forming solder bumps on both sides of the circuit build up structure. The method increases integration and achieves the purpose of miniaturization. The method solves the problem of circuit layer multiplicity and process complexity.Type: GrantFiled: September 27, 2006Date of Patent: October 26, 2010Assignee: Unimicron Technology Corp.Inventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Patent number: 7626270Abstract: A method of manufacturing a coreless package substrate together with a conductive structure of the substrate is disclosed. The method can produce a coreless package substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless package substrate with high density of circuit layout, less manufacturing steps, and small size.Type: GrantFiled: October 19, 2006Date of Patent: December 1, 2009Assignee: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Patent number: 7435618Abstract: A method for manufacturing a coreless packaging substrate is disclosed. The method can produce a coreless packaging substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless packaging substrate with high density of circuit layout, less manufacturing steps, and small size.Type: GrantFiled: December 7, 2006Date of Patent: October 14, 2008Assignee: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Patent number: 7419850Abstract: A method of manufacturing a coreless packaging substrate is disclosed. The method can produce a coreless packaging substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless packaging substrate with high density of circuit layout, less manufacturing steps, and small size.Type: GrantFiled: November 16, 2006Date of Patent: September 2, 2008Assignee: Phoenix Precision Technology Corp.Inventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20080122079Abstract: The package substrate of the present invention comprises a carrying board, bump pads, wire bonding pads, a solder mask, metallic bumps, and a metallic protective layer. The solder pads and the wire bonding pads are disposed on the surface of the carrying board. The solder mask is patterned to expose bump pads, wire bonding pads, and part of the surface of the substrate on the periphery of the wire bonding pads. The metallic bumps are disposed on the surface of the bump pads and extend to the surface of the solder mask. The metallic protective layer is disposed on the surfaces of the metallic bumps and the wire bonding pads. Besides, a method for manufacturing this package substrate, a semiconductor package structure comprising this package substrate, and a manufacturing method thereof are disclosed. Therefore, the manufacturing process of the package substrate is simple, and the package substrate is slim.Type: ApplicationFiled: January 8, 2007Publication date: May 29, 2008Applicant: PHOENIX PRECISION TECHNOLOGY CORPORATIONInventors: Bo-Wei Chen, Hsien-Shou Wang
-
Publication number: 20080075836Abstract: The present invention relates to a method to fabricate a flip chip substrate structure, which comprises: providing a carrier; forming a patterned resist layer on the surface of the carrier; forming sequentially a first metal layer, an etching-stop layer, and a second metal layer; removing the resist layer, forming a patterned first solder mask, and then forming at least one first circuit build up structure thereon; forming additionally a patterned second solder mask on the circuit build up structure; respectively removing the carrier, the first metal layer, and the etching-stop layer; and forming solder bumps on both sides of the circuit build up structure. The method increases integration and achieves the purpose of miniaturization. The method solves the problem of circuit layer multiplicity and process complexity.Type: ApplicationFiled: September 27, 2006Publication date: March 27, 2008Applicant: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20080060838Abstract: A flip chip substrate structure and a method to fabricate thereof are disclosed. The structure comprises a build up structure, a first solder mask and a second solder mask. Plural first and second electrical contact pads are formed on the first and second surface of the build up structure, respectively. A first solder mask having plural openings is formed on the first surface of the build up structure, and the openings expose the first electrical contact pads, wherein the aperture of the openings of the first solder mask are equal to the outer diameter of the first electrical contact pads. A second solder mask having plural openings is formed on the second surface of the build up structure, and the openings expose the second electrical contact pads, wherein the aperture of the openings of the second solder mask are smaller than the outer diameter of the second electrical contact pads.Type: ApplicationFiled: September 13, 2006Publication date: March 13, 2008Applicant: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20080029894Abstract: The present invention provides a flip-chip package substrate and a method for fabricating a flip-chip package substrate comprising a circuit build-up structure, which comprises at least a dielectric layer and at least a circuit layer, wherein each dielectric layer comprises a first surface and a second surface, plural vias are formed in the first surface, the circuit layer is formed on the first surface and in the vias to electrically connect to another circuit layer disposed under the dielectric layer; a metal layer embedded in the exposed second surface of the circuit build-up structure without protruding the exposed second surface and connected to the circuit layer; and two solder masks disposed on the exposed first surface and the exposed second surface of the circuit build-up structure, wherein the solder masks have plural openings to separately expose part of the circuit layer and the metal layer functioning as conductive pads.Type: ApplicationFiled: June 6, 2007Publication date: February 7, 2008Applicant: Phoenix Precision Technology CorporationInventor: Hsien-Shou Wang
-
Publication number: 20070249155Abstract: A method for manufacturing a coreless packaging substrate is disclosed. The method can produce a coreless packaging substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless packaging substrate with high density of circuit layout, less manufacturing steps, and small size.Type: ApplicationFiled: December 7, 2006Publication date: October 25, 2007Applicant: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20070246744Abstract: A method of manufacturing a coreless package substrate together with a conductive structure of the substrate is disclosed. The method can produce a coreless package substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless package substrate with high density of circuit layout, less manufacturing steps, and small size.Type: ApplicationFiled: October 19, 2006Publication date: October 25, 2007Applicant: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20070249154Abstract: A method of manufacturing a coreless packaging substrate is disclosed. The method can produce a coreless packaging substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless packaging substrate with high density of circuit layout, less manufacturing steps, and small size.Type: ApplicationFiled: November 16, 2006Publication date: October 25, 2007Applicant: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20070138630Abstract: An embedded semiconductor chip structure and a method for fabricating the same are proposed. The structure comprises: a carrier board, therewith a plurality of through openings formed in the carrier board, and through trenches surrounding the through openings in the same; a plurality of semiconductor chips received in the through openings of the carrier board. Subsequently, cutting is processed via the through trenches. Thus, the space usage of the circuit board and the layout design are more efficient. Moreover, shaping time is also shortened.Type: ApplicationFiled: October 27, 2006Publication date: June 21, 2007Applicant: PHOENIX PRECISION TECHNOLOGY CORPORATIONInventors: Shing-Ru Wang, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20060284640Abstract: A structure of a circuit board and a method for fabricating the same are proposed. A first and a second dielectric layers are formed on a first and a second carrier boards respectively, and a first and a second circuit layers are formed on the first and second dielectric layer respectively. Then, between the first circuit layer of the first carrier board and the second circuit layer of the second carrier board is laminated a third dielectric layer, and thus the first circuit layer is embedded between the first and the third dielectric layers, and the second circuit layer is embedded between the second and the third dielectric layers. The two carrier boards are removed to form a core board with the first and the second circuit layers. Afterwards, a third and a fourth circuit layers are formed on the first and the second dielectric layers respectively.Type: ApplicationFiled: June 7, 2006Publication date: December 21, 2006Inventors: Shing-Ru Wang, Hsien-Shou Wang, Shih-Ping Hsu