Patents by Inventor Hsien-Yuan Chang
Hsien-Yuan Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6808980Abstract: A new method and structure is provided for the creation of a 1T-RAM cell. Shallow Trench Isolation (STI) regions are provided over a substrate. A 3D capacitor area is defined over the substrate, a patterned layer of polysilicon or HSG polysilicon is created aligned with the 3D capacitor area, providing the bottom plate of a 3D capacitor. Gate oxide is grown to form a dielectric for CMOS gate electrodes and the 3D capacitor dielectric. A patterned layer of polysilicon is created, defining gate electrodes and 3D capacitor upper plates.Type: GrantFiled: December 5, 2002Date of Patent: October 26, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Yi Chen, Min-Hsiung Chiang, Hsien-Yuan Chang
-
Publication number: 20040108533Abstract: A new method and structure is provided for the creation of a 1T-RAM cell. Masking layers for Shallow Trench Isolation (STI) regions are provided over a layer of pad oxide over a substrate, the STI trenches are etched in the substrate, filled with field isolation oxide which is planarized. A 3D capacitor area is defined over the substrate, a layer of polysilicon or HSG polysilicon is deposited over exposed surfaces of the defined 3D capacitor and over the STI etch mask. A protective layer of photoresist or BARC is deposited over the layer of polysilicon or HSG polysilicon aligned with the 3D capacitor area. The exposited layer of polysilicon or HSG polysilicon is removed, creating the bottom plate of a capacitor. The STI mask is removed, including the layer of pad oxide, exposing the substrate. SAC oxide is grown over the exposed substrate, n/p well impurity implants are performed into the substrate.Type: ApplicationFiled: December 5, 2002Publication date: June 10, 2004Applicant: Taiwan Semiconductor Manufacturing CompanyInventors: Chung-Yi Chen, Min-Hsiung Chiang, Hsien-Yuan Chang
-
Patent number: 6656785Abstract: A method for forming a metal-interlayer-metal (MIM) device in an embedded memory device, including semiconductor devices thereof. An MIM device can be formed upon a semiconductor substrate utilizing no more than one additional photo mask layer prior to the implementation of a back-end-of-line (BEOL) semiconductor fabrication operation, such that the MIM device can be configured as a low temperature MIM device that is fully compatible with logical semiconductor devices, thereby reducing associated manufacturing costs. The MIM device may be configured as an MIM capacitor for logic-based embedded DRAM devices, resulting in a high capacitance performed via an effective area extension of DRAM cell capacitors. Additonally, a low-temperature MIM capacitor thereof may be readily integrated for both Cu (Copper) and AlCu (Aluminum Copper) BEOL fabrication processes.Type: GrantFiled: October 15, 2001Date of Patent: December 2, 2003Assignee: Taiwan Semiconductor Manufacturing Co. LtdInventors: Min-Hsiung Chiang, Hsiao-Hui Tseng, Hsien-Yuan Chang
-
Patent number: 6656786Abstract: A method and system for manufacturing an MIM capacitor for utilization with a logic-based embedded DRAM device. At least one transistor, an interlayer dielectric, at least one contact and at least one metal one layer are generally formed on a substrate during a front end manufacturing operation of the capacitor on the substrate. An inter-metal dielectric layer is deposited upon the substrate, followed thereafter by a chemical mechanical polishing operation. Additionally, a lithographic operation is performed upon the substrate. Also, at least one dielectric deposition layer is generally on the substrate, followed thereafter by a chemical mechanical polishing operation and a stop on an oxide layer formed on the substrate. At least one metal two layer may then be formed on substrate and associated layers thereof, thereby resulting in the formation of a capacitor fully compatible with logic-based devices and processes thereof.Type: GrantFiled: November 2, 2001Date of Patent: December 2, 2003Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hsiung Chiang, Hsiao-Hui Tseng, Hsien-Yuan Chang, Tazy-Schiuan Yang
-
Publication number: 20030085419Abstract: A method and system for manufacturing an MIM capacitor for utilization with a logic-based embedded DRAM device. At least one transistor, an interlayer dielectric, at least one contact and at least one metal one layer are generally formed on a substrate during a front end manufacturing operation of the capacitor on the substrate. An inter-metal dielectric layer is deposited upon the substrate, followed thereafter by a chemical mechanical polishing operation. Additionally, a lithographic operation is performed upon the substrate. Also, at least one dielectric deposition layer is generally on the substrate, followed thereafter by a chemical mechanical polishing operation and a stop on an oxide layer formed on the substrate. At least one metal two layer may then be formed on substrate and associated layers thereof, thereby resulting in the formation of a capacitor fully compatible with logic-based devices and processes thereof.Type: ApplicationFiled: November 2, 2001Publication date: May 8, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hsiung Chiang, Hsiao-Hui Tseng, Hsien-Yuan Chang, Tazy-Schiuan Yang
-
Publication number: 20030073286Abstract: A method for forming a metal-interlayer-metal (MIM) device in an embedded memory device, including semiconductor devices thereof. An MIM device can be formed upon a semiconductor substrate utilizing no more than one additional photo mask layer prior to the implementation of a back-end-of-line (BEOL) semiconductor fabrication operation, such that the MIM device can be configured as a low temperature MIM device that is fully compatible with logical semiconductor devices, thereby reducing associated manufacturing costs. The MIM device may be configured as an MIM capacitor for logic-based embedded DRAM devices, resulting in a high capacitance performed via an effective area extension of DRAM cell capacitors. Additonally, a low-temperature MIM capacitor thereof may be readily integrated for both Cu (Copper) and AlCu (Aluminum Copper) BEOL fabrication processes.Type: ApplicationFiled: October 15, 2001Publication date: April 17, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hsiung Chiang, Hsiao-Hui Tseng, Hsien-Yuan Chang
-
Patent number: 6383863Abstract: A process for integrating the formation of a salicide layer on DRAM word line structures, and on a bit line contact structure, has been developed. The process features selective etch back of the insulator layers embedding the tapered shaped bit line contact, and the tapered shape capacitor structures, exposing top surface portions of polysilicon word line structures. The selective etch back procedure also results in formation of insulator spacers on the sides of the tapered bit line contact, and capacitor structures, allowing a subsequent salicide procedure to form metal suicide layers only on the exposed top surfaces of the DRAM word line, bit line contact, and capacitor structures.Type: GrantFiled: September 27, 2001Date of Patent: May 7, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Min-Hsiung Chiang, Hsiao-Hui Tseng, Hsien-Yuan Chang, Chung-Wei Chang, Kuo-Chyuan Tzeng
-
Patent number: 6146987Abstract: A method for forming a contact plug that lands on a metal line of an interconnect structure formed on a semiconductor substrate. First, a first insulating layer is formed atop the substrate and between gaps in the interconnect structure. Next, an etching stop layer is formed on the first insulating layer. A second insulating layer is formed atop the etching stop layer. The second insulating layer is patterned and etched, stopping at the etching stop layer, to form a contact opening. The portion of the etching stop layer left exposed by the contact opening is removed. Finally, a barrier metal layer is formed along the walls of the contact opening and a conducting layer is deposited into the contact opening.Type: GrantFiled: August 25, 1999Date of Patent: November 14, 2000Assignees: ProMOS Tech., Inc., Mosel Vitelic, Inc., Siemens AGInventors: Chien-chun Wang, Eddie Chiu, Chung-Yi Chen, Hsien-Yuan Chang