Patents by Inventor Hsin-Shu Chen
Hsin-Shu Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9143153Abstract: An analog to digital conversion method includes: receiving an analog input signal by using a coarse analog to digital converter (ADC) and a fine ADC; generating a first digital signal by using the coarse ADC according to the analog input signal; comparing each bit of the second-most significant bit to the least significant bit of the first digital signal with the most significant bit of the first digital signal to generate a comparison result; according to the comparison result, controlling switching of a high bit capacitor array of the fine ADC to convert the analog input signal received by the fine ADC into a residual signal; generating a second digital signal according to the residual signal by sequentially switching a low bit capacitor array of the fine ADC by using the fine ADC; and combining the first digital signal and the second digital signal to generate a digital output signal.Type: GrantFiled: September 26, 2014Date of Patent: September 22, 2015Assignee: NATIONAL TAIWAN UNIVERSITYInventors: Hung-Yen Tai, Yao-Sheng Hu, Hsin-Shu Chen
-
Patent number: 8742971Abstract: A successive approximation analog-to-digital converter includes: a comparator for comparing first and second comparison voltages from a conversion module and respectively identical to first and second input voltages, which are transmitted to the conversion module via a switch module in an ON state; and a control module for controlling the switch module and the conversion module and generating a digital output that corresponds to a difference between the first and second input voltages based on first and second comparison signals from the comparator and a clock signal. The switch module includes two switch units each having a series connection of first and second switches, and a third switch coupled to a common node between the first and second switches.Type: GrantFiled: June 11, 2013Date of Patent: June 3, 2014Assignee: National Taiwan UniversityInventors: Hung-Yen Tai, Hung-Wei Chen, Hsin-Shu Chen
-
Publication number: 20140132436Abstract: A successive approximation analog-to-digital converter includes: a comparator for comparing first and second comparison voltages from a conversion module and respectively identical to first and second input voltages, which are transmitted to the conversion module via a switch module in an ON state; and a control module for controlling the switch module and the conversion module and generating a digital output that corresponds to a difference between the first and second input voltages based on first and second comparison signals from the comparator and a clock signal. The switch module includes two switch units each having a series connection of first and second switches, and a third switch coupled to a common node between the first and second switches.Type: ApplicationFiled: June 11, 2013Publication date: May 15, 2014Inventors: Hung-Yen Tai, Hung-Wei Chen, Hsin-Shu Chen
-
Patent number: 7554477Abstract: An amplifier array circuit is provided. An amplifier array includes a main amplifier array comprising a plurality of first amplifiers and a plurality of reference voltages, wherein the first amplifier is coupled to an input signal and the reference voltage corresponding to the first amplifier. A first reversed reference voltage amplifier array is located on one side of the main amplifier array and has a plurality of second amplifiers coupled to the input signal and the reference voltages, respectively. A second reversed reference voltage amplifier array is located on the other side of the main amplifier array and has a plurality of third amplifiers coupled to the input signal and the reference voltages respectively. The averaging network is coupled to a first output terminal and a second output terminal of the first, second and third amplifiers.Type: GrantFiled: November 12, 2007Date of Patent: June 30, 2009Assignee: National Taiwan UniversityInventors: Chien-Kai Hung, Hsin-Shu Chen
-
Publication number: 20080266162Abstract: An amplifier array circuit is provided. An amplifier array includes a main amplifier array comprising a plurality of first amplifiers and a plurality of reference voltages, wherein the first amplifier is coupled to an input signal and the reference voltage corresponding to the first amplifier. A first reversed reference voltage amplifier array is located on one side of the main amplifier array and has a plurality of second amplifiers coupled to the input signal and the reference voltages, respectively. A second reversed reference voltage amplifier array is located on the other side of the main amplifier array and has a plurality of third amplifiers coupled to the input signal and the reference voltages respectively. The averaging network is coupled to a first output terminal and a second output terminal of the first, second and third amplifiers.Type: ApplicationFiled: November 12, 2007Publication date: October 30, 2008Applicant: NATIONAL TAIWAN UNIVERSITYInventors: Chien-Kai Hung, Hsin-Shu Chen
-
Patent number: 6731155Abstract: A dual pump circuit including a transmission gate and a dual charge pump. The transmission gate includes a p-channel transistor and an n-channel transistor, each having a control terminal and a pair of current terminals coupled between a dual pump input and a dual pump output. The dual charge pump includes first and second pump circuits, where each pump circuit is coupled to the dual pump input and to a control terminal of a corresponding one of the transmission gate transistors. Each pump circuit is operative to linearize operation of its corresponding transmission gate transistor by maintaining VGS—VT constant. The dual pump circuit is used in a track and hold circuit including at least one dual pump sampling circuit, at least one sampling capacitor, and a control circuit for controlling input signal sampling timing. Each dual pump sampling circuit includes the transmission gate and a dual charge pump.Type: GrantFiled: December 3, 2002Date of Patent: May 4, 2004Assignee: Intersil Americas IncInventors: J. Mikko Hakkarainen, Kantilal Bacrania, Eric C. Sung, Hsin-Shu Chen, Bang-Sup Song, Mario Sanchez
-
Patent number: 6714886Abstract: A compensation system for calibrating an amplifier having a compensation input including a sigma delta converter, a counter, a memory, adjust logic, a DAC, a pair of compensation capacitors, and a pair of current to voltage (I/V) converters. The converter converts an offset voltage to a bit stream. The counter stores a sum value indicative of the output offset. The memory stores a digital bias value. The adjust logic determines an adjust value based on the sum value and adjusts the stored digital bias value based on the adjust value. The DAC converts the digital bias value to a differential bias current. The compensation capacitors apply a compensation voltage to a compensation input of the amplifier. The I/V converters charge the compensation capacitors using the differential bias current. The adjust logic may use upper and lower thresholds and adjust the digital bias value by one LSB for each compensation cycle.Type: GrantFiled: July 29, 2002Date of Patent: March 30, 2004Inventors: Eric C. Sung, Kantilal Bacrania, Hsin-Shu Chen, J. Mikko Hakkarainen, Bang-Sup Song, Brian L. Allen, Mario Sanchez
-
Patent number: 6628216Abstract: A calibration system and method for a resistor ladder that employs relative measurement and adjustment between pairs of resistors. The system includes a resistor tree of complementary pairs of programmable resistors coupled to the resistor ladder, a measurement circuit that measures voltage differences between complementary pairs of programmable resistors, and control logic. The control logic controls the measurement circuit to measure a voltage difference between each complementary pair of programmable resistors and adjusts the relative resistance of each complementary pair of programmable resistors to equalize voltage. The measurement is facilitated by a sigma-delta ADC that converts a measured voltage difference into a bit stream. The programmable resistors are implemented with binary weighted resistors that are digitally adjusted one LSB at a time. Lower and upper adjustment thresholds may be employed to avoid unnecessary over-adjustments while maintaining a requisite level of accuracy.Type: GrantFiled: July 29, 2002Date of Patent: September 30, 2003Assignee: Intersil Americas Inc.Inventors: Hsin-Shu Chen, Kantilal Bacrania, Eric C. Sung, J. Mikko Hakkarainen, Bang-Sup Song, Brian L. Allen, Mario Sanchez
-
Publication number: 20030151532Abstract: A calibration system and method for a resistor ladder that employs relative measurement and adjustment between pairs of resistors. The system includes a resistor tree of complementary pairs of programmable resistors coupled to the resistor ladder, a measurement circuit that measures voltage differences between complementary pairs of programmable resistors, and control logic. The control logic controls the measurement circuit to measure a voltage difference between each complementary pair of programmable resistors and adjusts the relative resistance of each complementary pair of programmable resistors to equalize voltage. The measurement is facilitated by a sigma-delta ADC that converts a measured voltage difference into a bit stream. The programmable resistors are implemented with binary weighted resistors that are digitally adjusted one LSB at a time. Lower and upper adjustment thresholds may be employed to avoid unnecessary over-adjustments while maintaining a requisite level of accuracy.Type: ApplicationFiled: July 29, 2002Publication date: August 14, 2003Inventors: Hsin-Shu Chen, Kantilal Bacrania, Eric C. Sung, J. Mikko Hakkarainen, Bang-Sup Song, Brian L. Allen, Mario Sanchez
-
Publication number: 20030151430Abstract: A dual pump circuit including a transmission gate and a dual charge pump. The transmission gate includes a p-channel transistor and an n-channel transistor, each having a control terminal and a pair of current terminals coupled between a dual pump input and a dual pump output. The dual charge pump includes first and second pump circuits, where each pump circuit is coupled to the dual pump input and to a control terminal of a corresponding one of the transmission gate transistors. Each pump circuit is operative to linearize operation of its corresponding transmission gate transistor by maintaining VGS—VT constant. The dual pump circuit is used in a track and hold circuit including at least one dual pump sampling circuit, at least one sampling capacitor, and a control circuit for controlling input signal sampling timing. Each dual pump sampling circuit includes the transmission gate and a dual charge pump.Type: ApplicationFiled: December 3, 2002Publication date: August 14, 2003Inventors: J. Mikko Hakkarainen, Kantilal Bacrania, Eric C. Sung, Hsin-Shu Chen, Bang-Sup Song, Mario Sanchez
-
Publication number: 20030154045Abstract: A compensation system for calibrating an amplifier having a compensation input including a sigma delta converter, a counter, a memory, adjust logic, a DAC, a pair of compensation capacitors, and a pair of current to voltage (I/V) converters. The converter converts an offset voltage to a bit stream. The counter stores a sum value indicative of the output offset. The memory stores a digital bias value. The adjust logic determines an adjust value based on the sum value and adjusts the stored digital bias value based on the adjust value. The DAC converts the digital bias value to a differential bias current. The compensation capacitors apply a compensation voltage to a compensation input of the amplifier. The I/V converters charge the compensation capacitors using the differential bias current. The adjust logic may use upper and lower thresholds and adjust the digital bias value by one LSB for each compensation cycle.Type: ApplicationFiled: July 29, 2002Publication date: August 14, 2003Inventors: Eric C. Sung, Kantilal Bacrania, Hsin-Shu Chen, J. Mikko Hakkarainen, Bang-Sup Song, Brian L. Allen, Mario Sanchez
-
Patent number: 6570523Abstract: A multistage ADC that subranges and interpolates, and that amplifies selected subranges to convert an analog signal to a stream of digital values. The ADC samples the analog signal and provides a stream of sample signals. A first stage flash converts each sample signal into a first multiple bit value and subranges a reference ladder according to the first multiple bit value into selected reference signals. Each additional secondary stage amplifies a selected subrange of signals from a prior stage, flash converts the amplified residual signals to provide an additional multiple bit value, interpolates each set of amplified residual signals and subranges the interpolated signals according to the corresponding multiple bit value. A final stage amplifies and flash converts to determine a final multiple bit value. An error corrector combines each set of multiple bit values into a digital value.Type: GrantFiled: March 13, 2002Date of Patent: May 27, 2003Assignee: Intersil Americas Inc.Inventors: Kantilal Bacrania, Hsin-Shu Chen, Eric C. Sung, Bang-Sup Song, J. Mikko Hakkarainen, Brian L. Allen, Mario Sanchez