Patents by Inventor Hsiu-wen Hsu
Hsiu-wen Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11916091Abstract: A backside illumination (BSI) image sensor and a method of forming the same are provided. A device includes a substrate and a plurality of photosensitive regions in the substrate. The substrate has a first side and a second side opposite to the first side. The device further includes an interconnect structure on the first side of the substrate, and a plurality of recesses on the second side of the substrate. The plurality of recesses extend into a semiconductor material of the substrate.Type: GrantFiled: April 15, 2021Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Wen Hsu, Jiech-Fun Lu, Yeur-Luen Tu, U-Ting Chen, Shu-Ting Tsai, Hsiu-Yu Cheng
-
Publication number: 20230170412Abstract: A trench power semiconductor component and a method for manufacturing the same are provided. The trench power semiconductor component includes an epitaxial layer having a trench, a bottom insulating layer, a gate insulating layer, a shielding electrode disposed in the trench, a gate, and a separation structure that includes a covering portion and a spacer portion. The gate is disposed on and separated from the shielding electrode by the separation structure. The covering portion covers a top portion of the shielding electrode and the bottom insulating layer, is connected to the gate insulating layer, and defines a recessed region. The spacer portion is disposed in the recessed region, and includes a main filling portion that closes off the recessed region and a first barrier portion located between the main filling portion and the covering portion. The main filling and the first barrier portion are made of different materials.Type: ApplicationFiled: July 6, 2022Publication date: June 1, 2023Inventor: HSIU-WEN HSU
-
Patent number: 11289587Abstract: A trench power semiconductor component and a method of manufacturing the same are provided. In the method, a step of forming a trench gate structure includes the following steps. First, a shielding electrode, a bottom insulating layer, and an upper insulating layer are formed in a trench. The bottom insulating layer covers a lower part of an inner wall of the trench, and surrounds the shielding electrode. The upper insulating layer covers an upper part of the inner wall. Thereafter, an interlayer dielectric layer and a U-shaped masking layer are formed in the trench. The interlayer dielectric layer is interposed between the upper insulating layer and the U-shaped masking layer. A portion of the upper insulating layer and a portion of the interlayer dielectric layer which are located at an upper part of the trench are removed so as to form an inter-electrode dielectric layer.Type: GrantFiled: March 20, 2020Date of Patent: March 29, 2022Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventor: Hsiu-Wen Hsu
-
Patent number: 11049950Abstract: A trench power semiconductor device and a manufacturing method thereof are provided. The trench power semiconductor device includes a substrate, an epitaxial layer disposed on the substrate, and a gate structure. The epitaxial layer has at least one trench formed therein, and the gate structure is disposed in the trench. A gate structure includes a lower doped region and an upper doped region disposed above the lower doped region to form a PN junction. The concentration of the impurity decreases along a direction from a peripheral portion of the upper doped region toward a central portion of the upper doped region.Type: GrantFiled: August 30, 2019Date of Patent: June 29, 2021Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventor: Hsiu-Wen Hsu
-
Patent number: 11049958Abstract: A semiconductor power device and a manufacturing method thereof are provided. In the manufacturing method, before the self-aligned silicide process is performed, a gate stacked structure and a spacer are formed on a semiconductor layer having a body region and a source region. The spacer defines a portion of the source region for forming a silicide layer. Subsequently, the self-aligned silicide process is performed with the gate stacked structure and the spacer functioning as a mask to form the silicide layer at the defined portion of the source region. Thereafter, an interconnection structure including an interlayer dielectric layer and a source conductive layer is formed on the semiconductor layer. The source conductive layer is electrically connected to the source region. The silicide layer extends toward the gate stacked structure from a position under the source conductive layer to another position under the interlayer dielectric layer.Type: GrantFiled: July 8, 2019Date of Patent: June 29, 2021Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Sung-Nien Tang, Ho-Tai Chen, Hsiu-Wen Hsu
-
Publication number: 20200343369Abstract: A trench power semiconductor component and a method of manufacturing the same are provided. In the method, a step of forming a trench gate structure includes the following steps. First, a shielding electrode, a bottom insulating layer, and an upper insulating layer are formed in a trench. The bottom insulating layer covers a lower part of an inner wall of the trench, and surrounds the shielding electrode. The upper insulating layer covers an upper part of the inner wall. Thereafter, an interlayer dielectric layer and a U-shaped masking layer are formed in the trench. The interlayer dielectric layer is interposed between the upper insulating layer and the U-shaped masking layer. A portion of the upper insulating layer and a portion of the interlayer dielectric layer which are located at an upper part of the trench are removed so as to form an inter-electrode dielectric layer.Type: ApplicationFiled: March 20, 2020Publication date: October 29, 2020Inventor: HSIU-WEN HSU
-
Patent number: 10680076Abstract: The present disclosure provides a trench power semiconductor component and a method of making the same. The trench power semiconductor component includes a substrate, an epitaxial layer, and a trench gate structure. The epitaxial layer is disposed on the substrate, the epitaxial layer having at least one trench formed therein. The trench gate structure is located in the at least one trench. The trench gate structure includes a bottom insulating layer covering a lower inner wall of the at least one trench, a shielding electrode located in the lower half part of the at least one trench, a gate electrode disposed on the shielding electrode, an inter-electrode dielectric layer disposed between the gate electrode and the shielding electrode, an upper insulating layer covering an upper inner wall of the at least one trench, and a protection structure including a first wall portion and a second wall portion.Type: GrantFiled: November 6, 2019Date of Patent: June 9, 2020Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Hsiu-Wen Hsu, Chun-Ying Yeh, Yuan-Ming Lee
-
Patent number: 10629452Abstract: A manufacturing method of a chip package structure is provided. Firstly, a conductive frame including a bottom plate and a plurality of partition plates is provided. The bottom plate has a supporting surface and a bottom surface opposite thereto, and the partition plates protrude from the supporting surface to define a plurality of the accommodating regions. Subsequently, a plurality of chips is provided, and each of the chips is correspondingly accommodated in each of the accommodating regions with a back surface facing to the supporting surface. Thereafter, the conductive frame is cut to form a plurality of separated chip package structures.Type: GrantFiled: March 5, 2018Date of Patent: April 21, 2020Assignees: NIKO SEMICONDUCTOR CO., LTD., SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Chih-Cheng Hsieh, Hsiu-Wen Hsu
-
Publication number: 20200075739Abstract: The present disclosure provides a trench power semiconductor component and a method of making the same. The trench power semiconductor component includes a substrate, an epitaxial layer, and a trench gate structure. The epitaxial layer is disposed on the substrate, the epitaxial layer having at least one trench formed therein. The trench gate structure is located in the at least one trench. The trench gate structure includes a bottom insulating layer covering a lower inner wall of the at least one trench, a shielding electrode located in the lower half part of the at least one trench, a gate electrode disposed on the shielding electrode, an inter-electrode dielectric layer disposed between the gate electrode and the shielding electrode, an upper insulating layer covering an upper inner wall of the at least one trench, and a protection structure including a first wall portion and a second wall portion.Type: ApplicationFiled: November 6, 2019Publication date: March 5, 2020Inventors: HSIU-WEN HSU, CHUN-YING YEH, YUAN-MING LEE
-
Patent number: 10559674Abstract: A manufacturing method of a trench power semiconductor device is provided. The manufacturing method includes the steps of forming a protective layer on an epitaxial layer and forming a trench gate structure in a trench formed in an epitaxial layer. The trench gate structure includes a shielding electrode, a gate disposed on the shielding electrode and an inter-electrode dielectric layer disposed therebetween. The step of forming the trench gate structure includes forming an insulating layer covering an inner surface of the trench; and before the step of forming the inter-electrode dielectric layer, forming an initial spacing layer, the spacing layer including a first sidewall portion and a second sidewall portion, both of which include bottom end portions spaced apart from each other and extending portions protruding from the protective layer.Type: GrantFiled: May 24, 2018Date of Patent: February 11, 2020Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Hsiu-Wen Hsu, Chun-Ying Yeh, Chun-Wei Ni, Yuan-Ming Lee
-
Publication number: 20200027968Abstract: A semiconductor power device and a manufacturing method thereof are provided. In the manufacturing method, before the self-aligned silicide process is performed, a gate stacked structure and a spacer are formed on a semiconductor layer having a body region and a source region. The spacer defines a portion of the source region for forming a silicide layer. Subsequently, the self-aligned silicide process is performed with the gate stacked structure and the spacer functioning as a mask to form the silicide layer at the defined portion of the source region. Thereafter, an interconnection structure including an interlayer dielectric layer and a source conductive layer is formed on the semiconductor layer. The source conductive layer is electrically connected to the source region. The silicide layer extends toward the gate stacked structure from a position under the source conductive layer to another position under the interlayer dielectric layer.Type: ApplicationFiled: July 8, 2019Publication date: January 23, 2020Inventors: SUNG-NIEN TANG, HO-TAI CHEN, HSIU-WEN HSU
-
Patent number: 10529847Abstract: The present disclosure provides a trench power semiconductor component and a method of manufacturing the same. The trench gate structure of the trench power semiconductor component includes a shielding electrode, a gate electrode disposed above the shielding electrode, and an inter-electrode dielectric layer. Before the formation of the inter-electrode dielectric layer, the step of forming the trench gate structure includes: forming a laminated structure covering the inner wall surface of the cell trench, in which the laminated structure includes a semiconductor material layer and an initial inner dielectric layer covering the semiconductor material layer; forming a heavily-doped semiconductor material in the lower part of the cell trench; and removing a portion of the initial inner dielectric layer located at an upper part of the cell trench to expose an upper half portion of the semiconductor material layer and a top portion of the heavily doped semiconductor material.Type: GrantFiled: August 24, 2018Date of Patent: January 7, 2020Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventor: Hsiu-Wen Hsu
-
Patent number: 10516027Abstract: The present disclosure provides a trench power semiconductor component and a method of making the same. The trench power semiconductor component includes a substrate, an epitaxial layer, and a trench gate structure. The epitaxial layer is disposed on the substrate, the epitaxial layer having at least one trench formed therein. The trench gate structure is located in the at least one trench. The trench gate structure includes a bottom insulating layer covering a lower inner wall of the at least one trench, a shielding electrode located in the lower half part of the at least one trench, a gate electrode disposed on the shielding electrode, an inter-electrode dielectric layer disposed between the gate electrode and the shielding electrode, an upper insulating layer covering an upper inner wall of the at least one trench, and a protection structure including a first wall portion and a second side wall portion.Type: GrantFiled: May 28, 2018Date of Patent: December 24, 2019Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Hsiu-Wen Hsu, Chun-Ying Yeh, Yuan-Ming Lee
-
Publication number: 20190386110Abstract: A trench power semiconductor device and a manufacturing method thereof are provided. The trench power semiconductor device includes a substrate, an epitaxial layer disposed on the substrate, and a gate structure. The epitaxial layer has at least one trench formed therein, and the gate structure is disposed in the trench. A gate structure includes a lower doped region and an upper doped region disposed above the lower doped region to form a PN junction. The concentration of the impurity decreases along a direction from a peripheral portion of the upper doped region toward a central portion of the upper doped region.Type: ApplicationFiled: August 30, 2019Publication date: December 19, 2019Inventor: HSIU-WEN HSU
-
Patent number: 10497782Abstract: The present disclosure provides a trench power semiconductor component and a manufacturing method thereof. The trench gate structure of the trench power semiconductor component is located in the at least one cell trench that is formed in an epitaxial layer. The trench gate structure includes a shielding electrode, a gate electrode disposed above the shielding electrode, an insulating layer, an intermediate dielectric layer, and an inner dielectric layer. The insulating layer covers the inner wall surface of the cell trench. The intermediate dielectric layer interposed between the shielding electrode and the insulating layer has a bottom opening. The inner dielectric layer interposed between the shielding electrode and the intermediate dielectric layer is made of a material different from that of the intermediate dielectric layer, and fills the bottom opening so that the space of the cell trench beneath the shielding electrode is filled with the same material.Type: GrantFiled: May 9, 2018Date of Patent: December 3, 2019Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Hsiu-Wen Hsu, Chun-Ying Yeh, Chun-Wei Ni
-
Patent number: 10446658Abstract: A trench power semiconductor device and a manufacturing method thereof are provided. The trench power semiconductor device includes a substrate, an epitaxial layer disposed on the substrate, and a gate structure. The epitaxial layer has at least one trench formed therein, and the gate structure is disposed in the trench. A gate structure includes a lower doped region and an upper doped region disposed above the lower doped region to form a PN junction. The concentration of the impurity decreases along a direction from a peripheral portion of the upper doped region toward a central portion of the upper doped region.Type: GrantFiled: July 5, 2017Date of Patent: October 15, 2019Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventor: Hsiu-Wen Hsu
-
Patent number: 10381268Abstract: A fan-out wafer level chip package structure and the manufacturing method thereof are provided. The method includes the steps of providing a supporting plate having a removable tape formed on the supporting plate, placing a plurality of chips on the removable tape, applying an adhesive layer on a back surface of each of the chips, providing a conductive cover for covering all chips and isolating the chips from each other by a plurality of partitions, injecting a molding compound into an inside of the conductive cover and curing the molding compound for forming an encapsulation, separating the encapsulation from the supporting plate, forming a connection layer on an active surface of each of the chips to establish electrical connections, and performing a cutting process to divide the encapsulation into a plurality of the package structures.Type: GrantFiled: August 10, 2017Date of Patent: August 13, 2019Assignees: NIKO SEMICONDUCTOR CO., LTD., SUPER GROUP SEMICONDUCTOR CO., LTD.Inventors: Chih-Cheng Hsieh, Hsiu-Wen Hsu
-
Publication number: 20190103489Abstract: The present disclosure provides a trench power semiconductor component and a method of manufacturing the same. The trench gate structure of the trench power semiconductor component includes a shielding electrode, a gate electrode disposed above the shielding electrode, and an inter-electrode dielectric layer. Before the formation of the inter-electrode dielectric layer, the step of forming the trench gate structure includes: forming a laminated structure covering the inner wall surface of the cell trench, in which the laminated structure includes a semiconductor material layer and an initial inner dielectric layer covering the semiconductor material layer; forming a heavily-doped semiconductor material in the lower part of the cell trench; and removing a portion of the initial inner dielectric layer located at an upper part of the cell trench to expose an upper half portion of the semiconductor material layer and a top portion of the heavily doped semiconductor material.Type: ApplicationFiled: August 24, 2018Publication date: April 4, 2019Inventor: HSIU-WEN HSU
-
Publication number: 20190019869Abstract: A method for manufacturing a semiconductor device includes the following steps. An epitaxial layer is formed on a substrate. Then, a body is formed in an upper portion of the epitaxial layer. A first dielectric layer, a second dielectric layer, and a third dielectric layer are sequentially formed on the epitaxial layer. The third dielectric layer forms a second trench, and the second trench is located in the first trench. A shield layer is formed in the second trench. The upper portion of the third dielectric layer is removed, such that the upper portion of the shield layer protrudes from the third dielectric layer. A fourth dielectric layer is formed to cover the upper portion of the shield layer. A gate is formed on the third dielectric layer. A source is formed in the epitaxial layer surrounding the gate.Type: ApplicationFiled: February 4, 2018Publication date: January 17, 2019Inventors: Hsiu-Wen HSU, Chun-Ying YEH, Cheng-Ta LO, Yuan-Ming LEE
-
Publication number: 20190006479Abstract: The present disclosure provides a trench power semiconductor component and a method of making the same. The trench power semiconductor component includes a substrate, an epitaxial layer, and a trench gate structure. The epitaxial layer is disposed on the substrate, the epitaxial layer having at least one trench formed therein. The trench gate structure is located in the at least one trench. The trench gate structure includes a bottom insulating layer covering a lower inner wall of the at least one trench, a shielding electrode located in the lower half part of the at least one trench, a gate electrode disposed on the shielding electrode, an inter-electrode dielectric layer disposed between the gate electrode and the shielding electrode, an upper insulating layer covering an upper inner wall of the at least one trench, and a protection structure including a first wall portion and a second side wall portion.Type: ApplicationFiled: May 28, 2018Publication date: January 3, 2019Inventors: HSIU-WEN HSU, CHUN-YING YEH, YUAN-MING LEE