Patents by Inventor Huan-Chieh Su
Huan-Chieh Su has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
LOW RESISTANCE FEEDTHROUGH CELL WITH CONTACTED POLY PITCH BY METAL GATE CONNECTED TO FEEDTHROUGH VIA
Publication number: 20250261434Abstract: An integrated circuit includes a feedthrough via structure includes a dummy transistor with a dummy gate metal. The dummy transistor is positioned between a first transistor and a second transistor. The dummy gate metal is a different material than the gate metal of the first and second transistors. The feedthrough via structure and electrically connects a backside metal line with a front side metal line. The first and second transistors are positioned between the front side of backside metal lines.Type: ApplicationFiled: July 19, 2024Publication date: August 14, 2025Inventors: Chun-Yuan CHEN, Huan-Chieh SU, Chih-Hao WANG -
Publication number: 20250259911Abstract: Embodiments of the present disclosure provide semiconductor device structures and methods of forming the same. The structure includes a first conductive feature disposed between two substrate portions, a second conductive feature disposed over the first conductive feature, a third conductive feature disposed over the first conductive feature, and a fourth conductive feature disposed over the first conductive feature. The fourth conductive feature includes a top portion disposed over the second and third conductive features and a bottom portion disposed between the second and third conductive features, and the first, second, third, and fourth conductive features are electrically connected.Type: ApplicationFiled: May 29, 2024Publication date: August 14, 2025Inventors: Chun-Yuan CHEN, Huan-Chieh SU, Chih-Hao WANG
-
Publication number: 20250253242Abstract: A semiconductor structure includes a first transistor having a first source/drain (S/D) feature and a first gate; a second transistor having a second S/D feature and a second gate; a multi-layer interconnection disposed over the first and the second transistors; a signal interconnection under the first and the second transistors; and a power rail under the signal interconnection and electrically isolated from the signal interconnection, wherein the signal interconnection electrically connects one of the first S/D feature and the first gate to one of the second S/D feature and the second gate.Type: ApplicationFiled: February 17, 2025Publication date: August 7, 2025Inventors: Yu-Xuan Huang, Wei-Cheng Lin, Yi-Hsun Chiu, Chun-Yuan Chen, Wei-An Lai, Yi-Bo Liao, Hou-Yu Chen, Ching-Wei Tsai, Ming Chian Tsai, Huan-Chieh Su, Jiann-Tyng Tzeng, Kuan-Lun Cheng
-
Publication number: 20250254914Abstract: A semiconductor device comprises semiconductor layers extending over a substrate, a gate structure, gate spacers, epitaxial source/drain structures, a conductive contact and a lower dielectric plug. The gate structure wraps around the semiconductor layers. The gate spacers are on opposite sidewalls of the gate structure. The epitaxial source/drain structures are on opposite sides of the metal gate structure. The conductive contact is over a first one of the epitaxial source/drain structures. The lower dielectric plug is over a second one of epitaxial source/drain structures, wherein from a cross-sectional view, the gate spacers are between the lower dielectric plug and the conductive contact, wherein from a plan view, the lower dielectric plug and the conductive contact have a same pattern.Type: ApplicationFiled: February 2, 2024Publication date: August 7, 2025Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Chien WU, Chun-Yuan CHEN, Huan-Chieh SU, Chih-Hao WANG
-
Patent number: 12382710Abstract: A method of forming a semiconductor transistor device. The method comprises forming a channel structure over a substrate and forming a first source/drain structure and a second source/drain structure on opposite sides of the fin structure. The method further comprises forming a gate structure surrounding the fin structure. The method further comprises flipping and partially removing the substrate to form a back-side capping trench while leaving a lower portion of the substrate along upper sidewalls of the first source/drain structure and the second source/drain structure as a protective spacer. The method further comprises forming a back-side dielectric cap in the back-side capping trench.Type: GrantFiled: February 13, 2024Date of Patent: August 5, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huan-Chieh Su, Cheng-Chi Chuang, Chih-Hao Wang, Zhi-Chang Lin, Li-Zhen Yu
-
Publication number: 20250246480Abstract: Semiconductor devices including air spacers formed in a backside interconnect structure and methods of forming the same are disclosed. In an embodiment, a device includes a first transistor structure; a front-side interconnect structure on a front-side of the first transistor structure; and a backside interconnect structure on a backside of the first transistor structure, the backside interconnect structure including a first dielectric layer on the backside of the first transistor structure; a first via extending through the first dielectric layer, the first via being electrically coupled to a first source/drain region of the first transistor structure; a first conductive line electrically coupled to the first via; and an air spacer adjacent the first conductive line, the first conductive line defining a first side boundary of the air spacer.Type: ApplicationFiled: March 21, 2025Publication date: July 31, 2025Inventors: Li-Zhen Yu, Huan-Chieh Su, Lin-Yu Huang, Cheng-Chi Chuang, Chih-Hao Wang
-
Patent number: 12376356Abstract: The present disclosure relates to a semiconductor device having a backside source/drain contact, and method for forming the device. The semiconductor device includes a source/drain feature having a top surface and a bottom surface, a first silicide layer formed in contact with the top surface of the source/drain feature, a first conductive feature formed on the first silicide layer, and a second conductive feature having a body portion and a first sidewall portion extending from the body portion, wherein the body portion is below the bottom surface of the source/drain feature, and the first sidewall portion is in contact with the first conductive feature.Type: GrantFiled: February 28, 2024Date of Patent: July 29, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Yuan Chen, Pei-Yu Wang, Huan-Chieh Su, Chih-Hao Wang
-
Patent number: 12369365Abstract: A semiconductor structure includes one or more channel layers; a gate structure engaging the one or more channel layers; a first source/drain feature connected to a first side of the one or more channel layers and adjacent to the gate structure; a first dielectric cap disposed over the first source/drain feature, wherein a bottom surface of the first dielectric cap is below a top surface of the gate structure; a first via disposed under and electrically connected to the first source/drain feature; and a power rail disposed under and electrically connected to the first via.Type: GrantFiled: March 1, 2024Date of Patent: July 22, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Li-Zhen Yu, Huan-Chieh Su, Lin-Yu Huang, Cheng-Chi Chuang, Chih-Hao Wang
-
Patent number: 12363964Abstract: A device includes a substrate and a transistor on the substrate. The transistor includes a channel region that has at least one semiconductor nanostructure, and a gate electrode. A source/drain region is disposed adjacent to a first side of the channel region along a first direction. A hybrid fin structure is disposed adjacent to a second side of the channel region along a second direction that is transverse to the first direction. The hybrid fin structure includes a first hybrid fin dielectric layer and a second hybrid fin dielectric layer. The first and second hybrid fin dielectric layers include silicon, oxygen, carbon and nitrogen and have a different concentration of at least one of silicon oxygen, carbon, or nitrogen from one another.Type: GrantFiled: May 12, 2022Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chun-Yuan Chen, Huan-Chieh Su, Li-Zhen Yu, Cheng-Chi Chuang, Chih-Hao Wang
-
Patent number: 12363939Abstract: A semiconductor device structure includes a source/drain (S/D) feature comprising a first surface, a second surface opposing the first surface, and a sidewall connecting the first surface to the second surface. The structure also includes a first silicide layer in contact with the first surface of the S/D feature, a second silicide layer opposing the first silicide layer and in contact with the second surface of the S/D feature, a front side S/D contact in contact with the first silicide layer, a back side S/D contact in contact with the second silicide layer, a semiconductor channel layer comprising a sidewall in contact with the sidewall of the source/drain feature, a gate dielectric layer surrounding exposed surfaces of the semiconductor layer, an interlayer dielectric (ILD) disposed adjacent to the gate dielectric layer, and a liner disposed between and in contact with the ILD and the gate dielectric layer.Type: GrantFiled: March 20, 2024Date of Patent: July 15, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Li-Zhen Yu, Shih-Chuan Chiu, Lin-Yu Huang, Cheng-Chi Chuang, Chih-Hao Wang, Huan-Chieh Su
-
Patent number: 12363946Abstract: A device includes a device layer comprising a first transistor and a second transistor; a first interconnect structure on a front-side of the device layer; and a second interconnect structure on a backside of the device layer. The second interconnect structure comprising a first dielectric layer on the backside of the device layer, wherein a semiconductor material is disposed between the first dielectric layer and a first source/drain region of the first transistor; a contact extending through the first dielectric layer to a second source/drain region of the second transistor; and a first conductive line electrically connected to the second source/drain region of the second transistor through the contact.Type: GrantFiled: May 6, 2024Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Zhen Yu, Huan-Chieh Su, Lin-Yu Huang, Cheng-Chi Chuang, Chih-Hao Wang
-
Patent number: 12356688Abstract: A method for forming a semiconductor device includes followings. A transistor is formed, and the transistor is embedded in a dielectric layer and disposed over a semiconductor substrate. A first gate cutting process is performed to form a first opening in the dielectric layer. An insulator post is formed in the first opening. A second gate cutting process is performed to form a second opening in the dielectric layer. A power via is formed in the second opening. A conductor is formed, wherein the conductor is embedded in the semiconductor substrate, and the conductor is located under and electrically connected to the power via.Type: GrantFiled: June 27, 2022Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng-Tsung Wang, Huan-Chieh Su, Chun-Yuan Chen, Lin-Yu Huang, Min-Hsuan Lu, Chih-Hao Wang
-
Patent number: 12349409Abstract: A device includes a substrate. A channel region of a transistor overlies the substrate and a source/drain region is in contact with the channel region. The source/drain region is adjacent to the channel region along a first direction. A source/drain contact is disposed on the source/drain region. A gate electrode is disposed on the channel region and a gate contact is disposed on the gate electrode. A first low-k dielectric layer is disposed between the gate contact and the source/drain contact along the first direction.Type: GrantFiled: March 15, 2022Date of Patent: July 1, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Huan Jao, Huan-Chieh Su, Yi-Bo Liao, Cheng-Chi Chuang, Jin Cai, Chih-Hao Wang
-
Publication number: 20250203931Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a stack of semiconductor nanostructures and a first epitaxial structure and a second epitaxial structure sandwiching one or more of the stack of semiconductor nanostructures. The semiconductor device structure also includes a backside conductive contact electrically connected to the second epitaxial structure. A first portion of the backside conductive contact is directly below the stack of semiconductor nanostructures. The semiconductor device structure further includes an insulating spacer beside a second portion of the backside conductive contact extending towards the second epitaxial structure.Type: ApplicationFiled: March 4, 2025Publication date: June 19, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huan-Chieh SU, Chun-Yuan CHEN, Li-Zhen YU, Shih-Chuan CHIU, Cheng-Chi CHUANG, Chih-Hao WANG
-
Publication number: 20250203990Abstract: A semiconductor device includes a substrate, a first active structure, a conductive portion and a first helmet. The first active structure is formed on the substrate and includes a plurality of first active channel sheets and a plurality of first metal gate structures vertically stacked to each other, wherein the topmost first metal gate structure includes a first inner spacer. The conductive portion is connected with the topmost first active channel sheet. The first helmet is formed above the first inner spacer and covers a lateral surface of the conductive portion.Type: ApplicationFiled: December 13, 2023Publication date: June 19, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Huan JAO, Chen Luo CHENG, Sheng-Tsung WANG, Chia-Hao CHANG, Huan-Chieh SU, Chih-Hao WANG
-
Patent number: 12336215Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a fin structure formed over a substrate, and a gate structure formed over the fin structure. The semiconductor device structure includes a first source/drain (S/D) structure formed adjacent to the gate structure, and a first S/D contact structure formed over the first S/D structure. The semiconductor device structure includes a first filling layer formed over the first S/D structure, and the first S/D contact structure is surrounded by the first filling layer. The semiconductor device structure includes a dielectric layer formed adjacent to the gate structure and the first filling layer, and the dielectric layer and the first filling layer are made of different materials. The first filling layer is surrounded by the dielectric layer.Type: GrantFiled: September 8, 2021Date of Patent: June 17, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Lin-Yu Huang, Sheng-Tsung Wang, Li-Zhen Yu, Huan-Chieh Su, Cheng-Chi Chuang, Chih-Hao Wang
-
Publication number: 20250194237Abstract: Provided are FinFET devices and methods of forming the same. A FinFET device includes a substrate, a metal gate strip, gate spacers and a dielectric helmet. The substrate has fins. The metal gate strip is disposed across the fins and has a reversed T-shaped portion between two adjacent fins. The gate spacers are disposed on opposing sidewalls of the metal gate strip. A dielectric helmet is disposed over the metal gate strip.Type: ApplicationFiled: February 25, 2025Publication date: June 12, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Cheng Ching, Chih-Hao Wang, Huan-Chieh Su, Mao-Lin Huang, Zhi-Chang Lin
-
Publication number: 20250185348Abstract: A semiconductor structure has a frontside and a backside. The semiconductor structure includes an isolation structure at the backside; one or more transistors at the frontside, wherein the one or more transistors have source/drain epitaxial features; two metal plugs through the isolation structure and contacting two of the source/drain electrodes from the backside; and a dielectric liner filling a space between the two metal plugs, wherein the dielectric liner partially or fully surrounds an air gap between the two metal plugs.Type: ApplicationFiled: February 10, 2025Publication date: June 5, 2025Inventors: Chun-Yuan Chen, Yu-Ming Lin, Cheng-Chi Chuang, Chih-Hao Wang, Huan-Chieh Su
-
Publication number: 20250185353Abstract: A semiconductor device and a method of fabricating the semiconductor device are disclosed. The semiconductor device includes first and second dummy epitaxial layers disposed in first and second base structures, first and second active epitaxial layers disposed on the first and second dummy epitaxial layers, a first active nanostructured layer disposed adjacent to and in contact with the first active epitaxial layer, a second active nanostructured layer disposed adjacent to and in contact with the second active epitaxial layer, a dummy nanostructured layer disposed adjacent to and in contact with the second dummy epitaxial layer, a first gate structure surrounding the first active nanostructured layer, and a second gate structure surrounding the second active nanostructured layer and the dummy nanostructured layer.Type: ApplicationFiled: June 27, 2024Publication date: June 5, 2025Applicant: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Sheng-Tsung Wang, Chun-Yuan Chen, Huan-Chieh Su, Lo-Heng Chang, Kuo-Cheng Chiang, Chih-Hao Wang
-
Patent number: 12324188Abstract: A device includes a substrate and a gate structure wrapping around at least one vertical stack of nanostructure channels. The device includes a source/drain region abutting the gate structure, and a source/drain contact over the source/drain region. The device includes an etch stop layer laterally between the source/drain contact and the gate structure and having a first sidewall in contact with the source/drain contact, and a second sidewall opposite the first sidewall. The device includes a source/drain contact isolation structure embedded in the source/drain contact and having a third sidewall substantially coplanar with the second sidewall of the etch stop layer.Type: GrantFiled: September 23, 2021Date of Patent: June 3, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Huan Jao, Lin-Yu Huang, Sheng-Tsung Wang, Huan-Chieh Su, Cheng-Chi Chuang, Chih-Hao Wang