Patents by Inventor Huan-Yu CHIEN

Huan-Yu CHIEN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11349045
    Abstract: A light emitting diode device with flip-chip structure includes a transparent protective substrate, a transparent conductor layer, a glue layer, a group III-V stack layer, a first conductivity metal electrode, a second conductivity metal electrode and an insulating layer. The transparent conductor layer is formed on the transparent protective substrate. The glue layer bonds the transparent protective substrate and the transparent conductor layer. The group III-V stack layer and the first conductivity metal electrode are respectively formed on a first portion and a second portion of the transparent conductor layer. The second conductivity metal electrode is formed on a portion of the group III-V stack layer. The insulating layer covers exposed portions of the transparent conductor layer and the group III-V stack layer, and the insulating layer further covers portions of the first and second conductivity metal electrodes, so as to expose the first and second conductivity metal electrodes.
    Type: Grant
    Filed: July 22, 2020
    Date of Patent: May 31, 2022
    Assignee: NATIONAL CHIAO TUNG UNIVERSITY
    Inventors: Ray-Hua Horng, Ken-Yen Chen, Huan-Yu Chien
  • Publication number: 20200350463
    Abstract: A light emitting diode device with flip-chip structure includes a transparent protective substrate, a transparent conductor layer, a glue layer, a group III-V stack layer, a first conductivity metal electrode, a second conductivity metal electrode and an insulating layer. The transparent conductor layer is formed on the transparent protective substrate. The glue layer bonds the transparent protective substrate and the transparent conductor layer. The group III-V stack layer and the first conductivity metal electrode are respectively formed on a first portion and a second portion of the transparent conductor layer. The second conductivity metal electrode is formed on a portion of the group III-V stack layer. The insulating layer covers exposed portions of the transparent conductor layer and the group III-V stack layer, and the insulating layer further covers portions of the first and second conductivity metal electrodes, so as to expose the first and second conductivity metal electrodes.
    Type: Application
    Filed: July 22, 2020
    Publication date: November 5, 2020
    Applicant: NATIONAL CHIAO TUNG UNIVERSITY
    Inventors: Ray-Hua HORNG, Ken-Yen CHEN, Huan-Yu CHIEN
  • Patent number: 10770617
    Abstract: A light emitting diode device with flip-chip structure includes a transparent protective substrate, a transparent conductor layer, a glue layer, a group III-V stack layer, a first conductivity metal electrode, a second conductivity metal electrode and an insulating layer. The transparent conductor layer is formed on the transparent protective substrate. The glue layer bonds the transparent protective substrate and the transparent conductor layer. The group III-V stack layer and the first conductivity metal electrode are respectively formed on a first portion and a second portion of the transparent conductor layer. The second conductivity metal electrode is formed on a portion of the group III-V stack layer. The insulating layer covers exposed portions of the transparent conductor layer and the group III-V stack layer, and the insulating layer further covers portions of the first and second conductivity metal electrodes, so as to expose the first and second conductivity metal electrodes.
    Type: Grant
    Filed: January 25, 2018
    Date of Patent: September 8, 2020
    Assignee: National Chiao Tung University
    Inventors: Ray-Hua Horng, Ken-Yen Chen, Huan-Yu Chien
  • Patent number: 10553640
    Abstract: An electrodeless LED display and a method for fabricating the same are disclosed. In the method, an epitaxial layer is provided and a transparent conduction layer is formed on the epitaxial layer to bond a substrate. The epitaxial layer is etched to form dies deposition metal films on the transparent conduction layer. Conduction channels are formed on the substrate, and two ends of each conduction channel are respectively provided two conduction metal blocks. First metal members are formed on the metal film formed on the dies and the conduction metal blocks to connect with the dies on the different conduction channels. Then, second metal members are formed on the first metal members formed on the conduction metal blocks, whereby the second metal members and the first metal members formed on the dies are located on an identical plane.
    Type: Grant
    Filed: February 14, 2018
    Date of Patent: February 4, 2020
    Assignee: NATIONAL CHIAO TUNG UNIVERSITY
    Inventors: Ray-Hua Horng, Huan-Yu Chien, Ken-Yen Chen
  • Patent number: 10535708
    Abstract: An electrodeless LED display and a method for fabricating the same are disclosed. In the method, an epitaxial layer is provided and a transparent conduction layer is formed on the epitaxial layer to bond a substrate. The epitaxial layer is etched to form dies deposition metal films on the transparent conduction layer. Conduction channels are formed on the substrate, and two ends of each conduction channel are respectively provided two conduction metal blocks. First metal members are formed on the metal film formed on the dies and the conduction metal blocks to connect with the dies on the different conduction channels. Then, second metal members are formed on the first metal members formed on the conduction metal blocks, whereby the second metal members and the first metal members formed on the dies are located on an identical plane.
    Type: Grant
    Filed: July 19, 2017
    Date of Patent: January 14, 2020
    Assignee: National Chiao Tung University
    Inventors: Ray-Hua Horng, Huan-Yu Chien, Ken-Yen Chen
  • Publication number: 20190051790
    Abstract: A light emitting diode device with flip-chip structure includes a transparent protective substrate, a transparent conductor layer, a glue layer, a group III-V stack layer, a first conductivity metal electrode, a second conductivity metal electrode and an insulating layer. The transparent conductor layer is formed on the transparent protective substrate. The glue layer bonds the transparent protective substrate and the transparent conductor layer. The group III-V stack layer and the first conductivity metal electrode are respectively formed on a first portion and a second portion of the transparent conductor layer. The second conductivity metal electrode is formed on a portion of the group III-V stack layer. The insulating layer covers exposed portions of the transparent conductor layer and the group III-V stack layer, and the insulating layer further covers portions of the first and second conductivity metal electrodes, so as to expose the first and second conductivity metal electrodes.
    Type: Application
    Filed: January 25, 2018
    Publication date: February 14, 2019
    Inventors: RAY-HUA HORNG, RAY-HUA HORNG, HUAN-YU CHIEN
  • Publication number: 20180323235
    Abstract: An electrodeless LED display and a method for fabricating the same are disclosed. In the method, an epitaxial layer is provided and a transparent conduction layer is formed on the epitaxial layer to bond a substrate. The epitaxial layer is etched to form dies deposition metal films on the transparent conduction layer. Conduction channels are formed on the substrate, and two ends of each conduction channel are respectively provided two conduction metal blocks. First metal members are formed on the metal film formed on the dies and the conduction metal blocks to connect with the dies on the different conduction channels. Then, second metal members are formed on the first metal members formed on the conduction metal blocks, whereby the second metal members and the first metal members formed on the dies are located on an identical plane.
    Type: Application
    Filed: February 14, 2018
    Publication date: November 8, 2018
    Inventors: Ray-Hua HORNG, Huan-Yu CHIEN, Ken-Yen CHEN
  • Publication number: 20180323234
    Abstract: An electrodeless LED display and a method for fabricating the same are disclosed. In the method, an epitaxial layer is provided and a transparent conduction layer is formed on the epitaxial layer to bond a substrate. The epitaxial layer is etched to form dies deposition metal films on the transparent conduction layer. Conduction channels are formed on the substrate, and two ends of each conduction channel are respectively provided two conduction metal blocks. First metal members are formed on the metal film formed on the dies and the conduction metal blocks to connect with the dies on the different conduction channels. Then, second metal members are formed on the first metal members formed on the conduction metal blocks, whereby the second metal members and the first metal members formed on the dies are located on an identical plane.
    Type: Application
    Filed: July 19, 2017
    Publication date: November 8, 2018
    Inventors: Ray-Hua HORNG, Huan-Yu CHIEN, Ken-Yen CHEN
  • Patent number: 9263281
    Abstract: A method for manufacturing a contact plug is provided. The method includes providing a silicon substrate having at least one opening. A titanium layer is conformably formed in the opening. A first barrier layer is conformably formed on the titanium layer in the opening. A rapid thermal process is performed on the titanium layer and the first barrier layer. After performing the rapid thermal process, a second barrier layer is conformably formed on the first barrier layer in the opening.
    Type: Grant
    Filed: August 30, 2013
    Date of Patent: February 16, 2016
    Assignee: Vanguard International Semiconductor Corporation
    Inventors: Yi-Tsung Jan, Peng-Fei Wu, Chih-Ming Kao, You-Cheng Liau, Wen-Jen Chuang, Rong-Gen Wu, Huan-Yu Chien, Ting-Yu Kuo, Su-Chen Lin
  • Publication number: 20150061082
    Abstract: A method for manufacturing a contact plug is provided. The method includes providing a silicon substrate having at least one opening. A titanium layer is conformably formed in the opening. A first barrier layer is conformably formed on the titanium layer in the opening. A rapid thermal process is performed on the titanium layer and the first barrier layer. After performing the rapid thermal process, a second barrier layer is conformably formed on the first barrier layer in the opening.
    Type: Application
    Filed: August 30, 2013
    Publication date: March 5, 2015
    Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION
    Inventors: Yi-Tsung JAN, Peng-Fei WU, Chih-Ming KAO, You-Cheng LIAU, Wen-Jen CHUANG, Rong-Gen WU, Huan-Yu CHIEN, Ting-Yu KUO, Su-Chen LIN