Patents by Inventor Hubert Rae McLellan
Hubert Rae McLellan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9172660Abstract: A network device of a communication network is configured to implement a switch fabric that includes collector-based cell reordering functionality. In one embodiment, the switch fabric comprises a plurality of distributors, a plurality of routing elements each having inputs coupled to respective outputs of multiple ones of the distributors, and a plurality of collectors each having inputs coupled to respective outputs of multiple ones of the routing elements. At least a given one of the collectors comprises a sorting circuit configured to reorder streams of cells received from respective ones of the routing elements into a single reordered stream of cells utilizing a merge sort.Type: GrantFiled: March 14, 2013Date of Patent: October 27, 2015Assignee: Alcatel LucentInventors: Steven J. Fortune, Spyridon Antonakopoulos, Hubert Rae McLellan, Jr., Yihao Zhang
-
Publication number: 20140269684Abstract: A network device of a communication network is configured to implement a switch fabric that includes collector-based cell reordering functionality. In one embodiment, the switch fabric comprises a plurality of distributors, a plurality of routing elements each having inputs coupled to respective outputs of multiple ones of the distributors, and a plurality of collectors each having inputs coupled to respective outputs of multiple ones of the routing elements. At least a given one of the collectors comprises a sorting circuit configured to reorder streams of cells received from respective ones of the routing elements into a single reordered stream of cells utilizing a merge sort.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Inventors: Steven J. Fortune, Spyridon Antonakopoulos, Hubert Rae McLellan, Yihao Zhang
-
Patent number: 8452984Abstract: A method comprising the steps of creating a random permutation of data from a data input by executing at least one of a Pseudo-Random Permutation (PRP) and a Pseudo-Random Function (PRF), creating a first data block by combining the random permutation of data with a received second data block and executing an ?-differentially uniform function on the result of the combination, XORing the result of the ?-DU function evaluation with a secret key, and reducing the first data block to a first message authentication code.Type: GrantFiled: August 28, 2008Date of Patent: May 28, 2013Assignee: Alcatel LucentInventors: Juan A. Garay, Vladimir Kolesnikov, Hubert Rae McLellan
-
Patent number: 8296584Abstract: Techniques are disclosed for in-line storage of message authentication codes with respective encrypted data blocks. In one aspect, a given data block is encrypted and a message authentication code is generated for the encrypted data block. A target address is determined for storage of the encrypted data block in a memory. The target address is then modified to permit in-line storage of the message authentication code with the encrypted data block in the memory, and the encrypted data block and the message authentication code are transferred to the memory for storage at the modified address. Illustrative embodiments of the techniques advantageously facilitate secure off-chip storage of data in a processing system.Type: GrantFiled: December 28, 2007Date of Patent: October 23, 2012Assignee: Alcatel LucentInventors: Peter Bosch, Hubert Rae McLellan, Jr., Sape Jurriën Mullender
-
Patent number: 7827326Abstract: In a processing system comprising a processor and a plurality of peripherals coupled to the processor, access privileges of a secure operating mode of the processor are delegated to at least a given one of the peripherals. The given peripheral is configured to store, in a secure portion of that peripheral, state information indicative of the processor being in a secure operating mode. The given peripheral is further configured to utilize the stored state information to allow the given peripheral to access at least one resource that is accessible to the processor in the secure operating mode but is not otherwise accessible to the given peripheral. The processing system may comprise, for example, a system on a chip, wherein the processor and peripherals are combined into a single integrated circuit.Type: GrantFiled: November 26, 2007Date of Patent: November 2, 2010Assignee: Alcatel-Lucent USA Inc.Inventors: Peter Bosch, Hubert Rae McLellan, Jr., Sape Jurriën Mullender
-
Publication number: 20100058070Abstract: A method comprising the steps of creating a random permutation of data from a data input by executing at least one of a Pseudo-Random Permutation (PRP) and a Pseudo-Random Function (PRF), creating a first data block by combining the random permutation of data with a received second data block and executing an ?-differentially uniform function on the result of the combination, XORing the result of the ?-DU function evaluation with a secret key, and reducing the first data block to a first message authentication code.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Inventors: Juan A. Garay, Vladimir Kolesnikov, Hubert Rae McLellan
-
Publication number: 20090187771Abstract: A key update process applied to encrypted memory in a processing system determines an address from contents of a boundary register, reads an encrypted data block from a memory location specified by the address, decrypts the encrypted data block using a first key, re-encrypts the decrypted data block using a second key, writes the re-encrypted data block back to the memory location specified by the address, and updates the boundary register. These operations are repeated for one or more additional addresses. The boundary register contents are also used to determine appropriate keys for use in other read and write transactions to the memory. The key update process can be run as a background process, separate from the other read and write transactions to the memory, so as to incur minimal processing overhead.Type: ApplicationFiled: January 17, 2008Publication date: July 23, 2009Inventor: Hubert Rae McLellan, JR.
-
Publication number: 20090172416Abstract: Techniques are disclosed for in-line storage of message authentication codes with respective encrypted data blocks. In one aspect, a given data block is encrypted and a message authentication code is generated for the encrypted data block. A target address is determined for storage of the encrypted data block in a memory. The target address is then modified to permit in-line storage of the message authentication code with the encrypted data block in the memory, and the encrypted data block and the message authentication code are transferred to the memory for storage at the modified address. Illustrative embodiments of the techniques advantageously facilitate secure off-chip storage of data in a processing system.Type: ApplicationFiled: December 28, 2007Publication date: July 2, 2009Inventors: Peter Bosch, Hubert Rae McLellan, JR., Sape Jurrien Mullender
-
Publication number: 20090138623Abstract: In a processing system comprising a processor and a plurality of peripherals coupled to the processor, access privileges of a secure operating mode of the processor are delegated to at least a given one of the peripherals. The given peripheral is configured to store, in a secure portion of that peripheral, state information indicative of the processor being in a secure operating mode. The given peripheral is further configured to utilize the stored state information to allow the given peripheral to access at least one resource that is accessible to the processor in the secure operating mode but is not otherwise accessible to the given peripheral. The processing system may comprise, for example, a system on a chip, wherein the processor and peripherals are combined into a single integrated circuit.Type: ApplicationFiled: November 26, 2007Publication date: May 28, 2009Inventors: Peter Bosch, Hubert Rae McLellan, JR., Sape Jurrien Mullender
-
Publication number: 20090124235Abstract: An exemplary method of confirming authorized use of a microcell base station includes determining that the microcell base station has made a connection with a mobile station. A determination is made whether the mobile station subsequently establishes a connection with a selected macrocell base station. Whether the mobile station successfully makes the connection with the selected macrocell base station is used as an indication of authorized use of the microcell base station.Type: ApplicationFiled: November 13, 2007Publication date: May 14, 2009Inventors: Peter Bosch, Hubert Rae McLellan, Paul A. Polakos, Louis G. Samuel, Holger Claussen, John M. Graybeal
-
Patent number: 6983388Abstract: A method and apparatus are disclosed for reducing leakage power in a cache memory. A cache decay technique is employed for both data and instruction caches that removes power from cache lines that have not been accessed for a predefined time interval, referred to as the decay interval. The cache-line granularity of the present invention permits a significant reduction in leakage power while at the same time preserving much of the performance of the cache. The decay interval is maintained using a timer that is reset each time the corresponding cache line is accessed. The decay interval may be fixed or variable. Once the decay interval timer exceeds a specified decay interval, power to the cache line is removed. Once power to the cache line is removed, the contents of the data and tag fields are allowed to decay and the valid bit associated with the cache line is reset.Type: GrantFiled: May 25, 2001Date of Patent: January 3, 2006Assignee: Agere Systems Inc.Inventors: Stefanos Kaxiras, Philip W. Diodato, Hubert Rae McLellan, Jr., Girija Narlikar
-
Patent number: 6404782Abstract: Signaling information is communicated over an ATM link or other packet-based communication link using packet headers. The information may be, for example, telephony signaling information such as an on-hook/off-hook indicator, a ring/no-ring indicator, or any other type of information used in establishing, maintaining, terminating or otherwise configuring a telephony-based communication. In an illustrative embodiment, a single bit of signaling information is incorporated into a low order bit of a packet type indicator field in a header of an ATM user data cell. This low order bit, which is generally used as an End of Message (EOM) indicator in a cell which is part of a multi-cell message, can be used to transmit the signaling information in packets corresponding to single-cell messages.Type: GrantFiled: September 21, 1998Date of Patent: June 11, 2002Assignee: Lucent Technologies Inc.Inventors: Alan David Berenbaum, Robert Brian Dianda, Hubert Rae McLellan, Jr.
-
Publication number: 20020049918Abstract: A method and apparatus are disclosed for reducing leakage power in a cache memory. A cache decay technique is employed for both data and instruction caches that removes power from cache lines that have not been accessed for a predefined time interval, referred to as the decay interval. The cache-line granularity of the present invention permits a significant reduction in leakage power while at the same time preserving much of the performance of the cache. The decay interval is maintained using a timer that is reset each time the corresponding cache line is accessed. The decay interval may be fixed or variable. Once the decay interval timer exceeds a specified decay interval, power to the cache line is removed. Once power to the cache line is removed, the contents of the data and tag fields are allowed to decay and the valid bit associated with the cache line is reset.Type: ApplicationFiled: May 25, 2001Publication date: April 25, 2002Inventors: Stefanos Kaxiras, Philip W. Diodato, Hubert Rae McLellan, Girija Narlikar
-
Patent number: 6286027Abstract: An apparatus and method in digital processing provides a simple and efficient way of communicating parameters from a parent thread to child thread with two step thread creation. The method comprising the steps of: allocating hardware context for the child thread; enabling the parent thread to execute other instructions wherein parent thread register writes update both parent and child architectural registers; and spawning the child thread. In essence, the parent thread sends parameters to the child by writing to the parent's registers prior to spawning of the child thread.Type: GrantFiled: November 30, 1998Date of Patent: September 4, 2001Assignee: Lucent Technologies Inc.Inventors: Harry Dwyer, III, Tor E. Jeremiassen, Hubert Rae McLellan, Jr.
-
Patent number: 6272144Abstract: Line card control in an ATM or other packet-based switch is provided using an in-band device configuration in which control messages from a control processor of the switch are transmitted in one or more cells to a transmission convergence device in a line card. The transmission convergence device filters a stream of cells received in the line card in order to identify cells including control messages directed to the line card. The transmission convergence device then executes one or more commands associated with a given control message. Each control message may be transmitted in a single cell including a header and a payload. A message trailer portion of the payload may include device-specific data which specifies an interpretation of the payload structure. For example, the payload may include a series of commands, each including a read or write opcode, an address, and a data field.Type: GrantFiled: September 29, 1997Date of Patent: August 7, 2001Assignees: Agere Systems Guardian Corp., AT&T Corp.Inventors: Alan David Berenbaum, Alexander Gibson Fraser, Hubert Rae McLellan, Jr.
-
Patent number: 5996068Abstract: A circuit and a scheme for register renaming responsive to a thread ID register, comprises: a plurality of physical registers; a plurality of architectual registers; a rename logic circuit where every write to an architectual register of the plurality of architectural registers is assigned a new physical register of the plurality of physical registers; a register map circuit containing a corresponding entry for each of the plurality of architectual registers. The register map circuit is responsive to the thread ID register such that a different physical map is selected for architectual registers of each thread, whereby the plurality of architectual registers can be greater than the plurality of physical registers.Type: GrantFiled: March 26, 1997Date of Patent: November 30, 1999Assignee: Lucent Technologies Inc.Inventors: Harry Dwyer, III, Hubert Rae McLellan