Patents by Inventor Hugh T. Mair
Hugh T. Mair has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8300451Abstract: An integrated circuit having a static random access memory (SRAM) includes an array of SRAM cells arranged in rows and columns having a write word line and a read/write word line connected to provide row access to the array of SRAM cells. The SRAM also includes a coupling capacitance connected between the write word line and a detachable allocation of the read/write word line as well as an overdrive module connected to charge the coupling capacitance and provide an overdrive voltage on the detachable allocation of the read/write word line during activation of the write word line. A method of operating an integrated circuit having an SRAM includes providing an overdrive voltage on the detachable allocation of the read/write word line corresponding to a charge redistribution across the coupling capacitance during part of a write cycle.Type: GrantFiled: March 30, 2010Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventors: Hugh T. Mair, Theodore W. Houston
-
Patent number: 8301431Abstract: A method of accelerating a Monte Carlo (MC) simulation for a system including a first component having a first input parameter and a second component having a second input parameter. The simulation model provided includes a first component model including a first model parameter corresponding to the first input parameter and a second component model having a second model parameter corresponding to the second input parameter. A first acceleration factor for the first component and a second acceleration factor for the second component are calculated based on at least the respective number of instances. A first scaled distribution is computed from the first distribution and a second scaled distribution is computed from the second distribution based on the respective acceleration factors. The MC simulation for the system is run, wherein values for the first model parameter value and second model parameter value are obtained based on the respective scaled distributions.Type: GrantFiled: December 30, 2008Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventors: Keerthinarayan P. Heragu, Theodore W. Houston, Anand Seshadri, Hugh T. Mair
-
Patent number: 8064275Abstract: An integrated circuit having an SRAM array includes SRAM cells arranged in rows and columns, and a global read circuit connected to globally read SRAM cells corresponding to accessed rows and columns of the SRAM array. The SRAM array also includes a separate, local sense and feedback circuit connected to a local column of the SRAM array, wherein a sensing portion indicates a memory state of an SRAM cell in an accessed row of the local column and a feedback portion rewrites the memory state back into the SRAM cell. Additionally, a method of operating an integrated circuit having an SRAM array includes providing an SRAM cell in an addressed condition of the SRAM array. The method also includes locally sensing a current memory state of the SRAM cell and locally feeding back to the SRAM cell to retain the memory state during the addressed condition.Type: GrantFiled: July 8, 2009Date of Patent: November 22, 2011Assignee: Texas Instruments IncorporatedInventors: Theodore W. Houston, Hugh T. Mair
-
Publication number: 20110242879Abstract: An integrated circuit having a static random access memory (SRAM) includes an array of SRAM cells arranged in rows and columns having a write word line and a read/write word line connected to provide row access to the array of SRAM cells. The SRAM also includes a coupling capacitance connected between the write word line and a detachable allocation of the read/write word line as well as an overdrive module connected to charge the coupling capacitance and provide an overdrive voltage on the detachable allocation of the read/write word line during activation of the write word line. A method of operating an integrated circuit having an SRAM includes providing an overdrive voltage on the detachable allocation of the read/write word line corresponding to a charge redistribution across the coupling capacitance during part of a write cycle.Type: ApplicationFiled: March 30, 2010Publication date: October 6, 2011Applicant: Texas Instruments IncorporatedInventors: Hugh T. Mair, Theodore W. Houston
-
Publication number: 20110216619Abstract: Memory power management systems and methods are provided. One embodiment of the present invention includes a memory power management system. The system comprises a first low dropout (LDO) regulator that provides an active operating voltage that is derived from a first supply voltage to power a memory array during an active mode. The system further comprises a second LDO regulator that provides a minimum memory retention voltage that is derived from a second supply voltage to power the memory array in a standby mode, wherein the second supply voltage also powers at least one peripheral circuit for reading from and/or writing to the memory array.Type: ApplicationFiled: May 12, 2011Publication date: September 8, 2011Inventors: Hugh T. Mair, Robert L. Pitts, Alice Wang, Sumanth K. Gururjarao, Ramaprasath Vilangudipitchai, Gordon Gammie, Uming Ko
-
Patent number: 7961546Abstract: Memory power management systems and methods are provided. One embodiment of the present invention includes a memory power management system. The system comprises a first low dropout (LDO) regulator that provides an active operating voltage that is derived from a first supply voltage to power a memory array during an active mode. The system further comprises a second LDO regulator that provides a minimum memory retention voltage that is derived from a second supply voltage to power the memory array in a standby mode, wherein the second supply voltage also powers at least one peripheral circuit for reading from and/or writing to the memory array.Type: GrantFiled: October 27, 2008Date of Patent: June 14, 2011Assignee: Texas Instruments IncorporatedInventors: Hugh T. Mair, Robert L. Pitts, Alice Wang, Sumanth K. Gururjarao, Ramaprasath Vilangudipitchai, Gordon Gammie, Uming Ko
-
Patent number: 7920020Abstract: A method includes parsing a design of the integrated circuit to define cells in automatic power gating power domains, automatically creating an automatic power gating power domain netlist from the parsed design of the integrated circuit, and placing and routing the automatic power gating power domain netlist to produce a layout for the integrated circuit. The parsing partitions a high-level power domain of the integrated circuit into one or more automatic power gating power domains. The automatic power gating power domains have substantially zero-cycle power up times, thereby enabling transparent operation. Furthermore, the automatic power gating power domains may be automatically inserted into designs of integrated circuits, thereby relieving integrated circuit designers of the task of inserting power domains and associated hardware and software.Type: GrantFiled: June 11, 2010Date of Patent: April 5, 2011Assignee: Texas Instruments IncorporatedInventors: Alice Wang, Hugh T. Mair, Gordon Gammie, Uming Ko
-
Publication number: 20110007580Abstract: An integrated circuit having an SRAM array includes SRAM cells arranged in rows and columns, and a global read circuit connected to globally read SRAM cells corresponding to accessed rows and columns of the SRAM array. The SRAM array also includes a separate, local sense and feedback circuit connected to a local column of the SRAM array, wherein a sensing portion indicates a memory state of an SRAM cell in an accessed row of the local column and a feedback portion rewrites the memory state back into the SRAM cell. Additionally, a method of operating an integrated circuit having an SRAM array includes providing an SRAM cell in an addressed condition of the SRAM array. The method also includes locally sensing a current memory state of the SRAM cell and locally feeding back to the SRAM cell to retain the memory state during the addressed condition.Type: ApplicationFiled: July 8, 2009Publication date: January 13, 2011Applicant: Texas Instruments IncorporatedInventors: Theodore W. Houston, Hugh T. Mair
-
Publication number: 20100253387Abstract: A method includes parsing a design of the integrated circuit to define cells in automatic power gating power domains, automatically creating an automatic power gating power domain netlist from the parsed design of the integrated circuit, and placing and routing the automatic power gating power domain netlist to produce a layout for the integrated circuit. The parsing partitions a high-level power domain of the integrated circuit into one or more automatic power gating power domains. The automatic power gating power domains have substantially zero-cycle power up times, thereby enabling transparent operation. Furthermore, the automatic power gating power domains may be automatically inserted into designs of integrated circuits, thereby relieving integrated circuit designers of the task of inserting power domains and associated hardware and software.Type: ApplicationFiled: June 11, 2010Publication date: October 7, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: ALICE WANG, HUGH T. MAIR, GORDON GAMMIE, UMING KO
-
Patent number: 7760011Abstract: A method includes parsing a design of the integrated circuit to define cells in automatic power gating power domains, automatically creating an automatic power gating power domain netlist from the parsed design of the integrated circuit, and placing and routing the automatic power gating power domain netlist to produce a layout for the integrated circuit. The parsing partitions a high-level power domain of the integrated circuit into one or more automatic power gating power domains. The automatic power gating power domains have substantially zero-cycle power up times, thereby enabling transparent operation. Furthermore, the automatic power gating power domains may be automatically inserted into designs of integrated circuits, thereby relieving integrated circuit designers of the task of inserting power domains and associated hardware and software.Type: GrantFiled: November 29, 2007Date of Patent: July 20, 2010Assignee: Texas Instruments IncorporatedInventors: Alice Wang, Hugh T. Mair, Gordon Gammie, Uming Ko
-
Publication number: 20100103760Abstract: Memory power management systems and methods are provided. One embodiment of the present invention includes a memory power management system. The system comprises a first low dropout (LDO) regulator that provides an active operating voltage that is derived from a first supply voltage to power a memory array during an active mode. The system further comprises a second LDO regulator that provides a minimum memory retention voltage that is derived from a second supply voltage to power the memory array in a standby mode, wherein the second supply voltage also powers at least one peripheral circuit for reading from and/or writing to the memory array.Type: ApplicationFiled: October 27, 2008Publication date: April 29, 2010Inventors: Hugh T. Mair, Robert L. Pitts, Alice Wang, Sumanth K. Gururjarao, Ramaprasath Vilangudipitchai, Gordon Gammie, Uming Ko
-
Patent number: 7639056Abstract: In a method and system for data retention, a data input is latched by a first latch. A second latch coupled to the first latch receives the data input for retention while the first latch is inoperative in a standby power mode. The first latch receives power from a first power line that is switched off during the standby power mode. The second latch receives power from a second power line. A controller receives a clock input and a retention signal and provides a clock output to the first latch and the second latch. A change in the retention signal is indicative of a transition to the standby power mode. The controller continues to hold the clock output at a predefined voltage level and the second latch continues to receive power from the second power line in the standby power mode, thereby retaining the data input.Type: GrantFiled: May 26, 2005Date of Patent: December 29, 2009Assignee: Texas Instruments IncorporatedInventors: Sumanth Katte Gururajarao, Hugh T. Mair, David B. Scott, Uming Ko
-
Publication number: 20090303776Abstract: A six transistor (“6T) static random access memory (“SRAM”) cell and method for using the same are disclosed herein. The 6T SRAM cell includes a single read pass gate transistor and a single write pass gate transistor. The single read pass gate transistor is connected to a read bit line and a read word line. The single write pass gate transistor connected to a write bit line and a write word line.Type: ApplicationFiled: May 6, 2009Publication date: December 10, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Hugh T. MAIR
-
Patent number: 7622955Abstract: An apparatus for providing active mode power reduction for circuits having data retention includes a master slave flip flop (MSFF) for latching a data input. An output level shifter (OLS), coupled to the MSFF, retains the data input in response to the MSFF being operable in an active power saving mode (APSM) to reduce power. The OLS operating in the APSM provides a level shifter output having a configurable voltage, thereby providing output isolation. A change in an operating mode of the MSFF between an active mode and the APSM is independent of a retention (RET) mode input.Type: GrantFiled: April 17, 2008Date of Patent: November 24, 2009Assignee: Texas Instruments IncorporatedInventors: Ramaprasath Vilangudipitchai, Sumanth Katte Gururajarao, Hugh T. Mair, Alice Wang, Uming U. Ko, Sushma Honnavara-Prasad
-
Publication number: 20090262588Abstract: An apparatus for providing active mode power reduction for circuits having data retention includes a master slave flip flop (MSFF) for latching a data input. An output level shifter (OLS), coupled to the MSFF, retains the data input in response to the MSFF being operable in an active power saving mode (APSM) to reduce power. The OLS operating in the APSM provides a level shifter output having a configurable voltage, thereby providing output isolation. A change in an operating mode of the MSFF between an active mode and the APSM is independent of a retention (RET) mode input.Type: ApplicationFiled: April 17, 2008Publication date: October 22, 2009Inventors: RAMAPRASATH VILANGUDIPITCHAI, Sumanth Katte Gururajarao, Hugh T. Mair, Alice Wang, Uming U. Ko, Sushma Honnavara-Prasad
-
Patent number: 7570100Abstract: System and method for providing power to circuitry while avoiding a large transient current. A preferred embodiment comprises a distributed switch (such as switch arrangement 400) with a plurality of switches (such as switch 405) coupling a power supply to the circuitry. Each switch is individually controlled by a control signal and is turned on sequentially. Also coupled to each switch is a pre-driver circuit (such as pre-driver circuit 410). The pre-driver circuit comprises a potential adjust circuit (such as potential adjust circuit 505) that rapidly adjusts a voltage potential at the switch and a rate adjust circuit (such as the rate adjust circuit 520) that accelerates the power ramp-up across the switch once transient currents are no longer a concern. Adjusting the voltage potential so that the switch operates in a saturation mode increases an effective capacitance across the switch and thereby retarding the power ramp-up across the switch.Type: GrantFiled: August 16, 2004Date of Patent: August 4, 2009Assignee: Texas Instruments IncorporatedInventors: Wei Dong, Hiep Tran, Hugh T. Mair, Uming Ko
-
Publication number: 20090177451Abstract: A method of accelerating a Monte Carlo (MC) simulation for a system including a first component having a first input parameter and a second component having a second input parameter. The simulation model provided includes a first component model including a first model parameter corresponding to the first input parameter and a second component model having a second model parameter corresponding to the second input parameter. A first acceleration factor for the first component and a second acceleration factor for the second component are calculated based on at least the respective number of instances. A first scaled distribution is computed from the first distribution and a second scaled distribution is computed from the second distribution based on the respective acceleration factors. The MC simulation for the system is run, wherein values for the first model parameter value and second model parameter value are obtained based on the respective scaled distributions.Type: ApplicationFiled: December 30, 2008Publication date: July 9, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: KEERTHINARAYAN P. HERAGU, THEODORE W. HOUSTON, ANAND SESHADRI, HUGH T. MAIR
-
Patent number: 7498870Abstract: A device for adaptively controlling a voltage supplied to circuitry in substantially close proximity to the device, comprising a processing module, a first tracking element coupled to the processing module and producing a first value indicative of a first estimated speed associated with the circuitry, and a second tracking element coupled to the processing module and producing a second value indicative of a second estimated speed associated with the circuitry. The processing module compares each of the first and second values to a target value and causes a voltage output to be adjusted based on said comparison.Type: GrantFiled: January 28, 2005Date of Patent: March 3, 2009Assignee: Texas Instruments IncorporatedInventors: Hugh T. Mair, Gordon Gammie, Alice Wang
-
Publication number: 20090039952Abstract: A method includes parsing a design of the integrated circuit to define cells in automatic power gating power domains, automatically creating an automatic power gating power domain netlist from the parsed design of the integrated circuit, and placing and routing the automatic power gating power domain netlist to produce a layout for the integrated circuit. The parsing partitions a high-level power domain of the integrated circuit into one or more automatic power gating power domains. The automatic power gating power domains have substantially zero-cycle power up times, thereby enabling transparent operation. Furthermore, the automatic power gating power domains may be automatically inserted into designs of integrated circuits, thereby relieving integrated circuit designers of the task of inserting power domains and associated hardware and software.Type: ApplicationFiled: November 29, 2007Publication date: February 12, 2009Inventors: Alice Wang, Hugh T. Mair, Gordon Gammie, Uming Ko
-
Patent number: 7282905Abstract: System and method for detecting transistor failure in large-scale integrated circuits by measuring IDDQ. A preferred embodiment comprises a switch structure for an integrated circuit made up of a plurality of main switches (such as main switch 410) selectively coupling a power sub-domain to a power source pin, a plurality of pi-switches (such as pi-switch 415) selectively coupling pairs of power sub-domains, and a plurality of IDDQ switches (such as IDDQ switch 425) selectively coupling the power sub-domains to a VIDDQ pin. The pi-switches can decouple the power sub-domains while the IDDQ switches can enable the measurement of the quiescent current in the power sub-domains. The use of pi-switches and IDDQ switches can permit the measurement of the quiescent current in the power sub-domains without requiring the use of isolation buffers and needed to powering on and off the integrated circuit between current measurements in the different power sub-domains.Type: GrantFiled: December 10, 2004Date of Patent: October 16, 2007Assignee: Texas Instruments IncorporatedInventors: Wei Chen, Hugh T. Mair, Uming Ko, David B. Scott