Patents by Inventor Hugo M. Cavalcanti

Hugo M. Cavalcanti has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10223486
    Abstract: A design verification system verifies an electronic device design based on a static model of the electronic device. The static model is an expression of the relationships between modules of the electronic device design and relationships between the behaviors of those modules that can be expressed as set of logical relationships. The static model does not rely on a time variable, but instead reflects a fixed set of relationships between the electronic device modules and between behaviors of the electronic device modules. The static model can be employed by a solver, that identifies whether or how the mathematical relationships of the static model can be reconciled, given a set of constraints. The solver results can be analyzed to identify whether there are errors in the device design, such as resource conflicts, failure of the design to achieve a desired configuration, and the like.
    Type: Grant
    Filed: November 13, 2013
    Date of Patent: March 5, 2019
    Assignee: NXP USA, Inc.
    Inventors: Hugo M. Cavalcanti, Alan J. Carlin, Huy Nguyen
  • Patent number: 9495489
    Abstract: A device simulation system performs a set of tests by applying, for each test in the set, a corresponding test stimulus to a simulation of the electronic device. In response to each test stimulus, the simulation generates corresponding output information which the device simulation system compares to a specified expected outcome to identify a test result for that test stimulus. In addition, for each test stimulus, the device simulation system generates test coverage information indicating the particular configuration of the simulated electronic device that resulted from the stimulus. The device simulation system correlates the coverage information with the test results to identify correlation rules that indicate potential relationships between test results and configurations of the simulated device.
    Type: Grant
    Filed: June 2, 2014
    Date of Patent: November 15, 2016
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Alan J. Carlin, Hugo M. Cavalcanti, Jonathan W. McCallum, Huy Nguyen
  • Publication number: 20150347645
    Abstract: A device simulation system performs a set of tests by applying, for each test in the set, a corresponding test stimulus to a simulation of the electronic device. In response to each test stimulus, the simulation generates corresponding output information which the device simulation system compares to a specified expected outcome to identify a test result for that test stimulus. In addition, for each test stimulus, the device simulation system generates test coverage information indicating the particular configuration of the simulated electronic device that resulted from the stimulus. The device simulation system correlates the coverage information with the test results to identify correlation rules that indicate potential relationships between test results and configurations of the simulated device.
    Type: Application
    Filed: June 2, 2014
    Publication date: December 3, 2015
    Applicant: Freescale Semiconductor, Inc.
    Inventors: Alan J. Carlin, Hugo M. Cavalcanti, Jonathan W. McCallum, Huy Nguyen
  • Patent number: 9104826
    Abstract: A design verification system automatically identifies coverage of different constraints for a static model of an electronic device. The static model can be employed by a tool, referred to as a solver, that identifies whether the mathematical relationships of the static model can be reconciled, given a set of user-defined constraints that indicate a desired configuration, or range of configurations, of the electronic device. After a solution for a particular set of user-defined constraints has been identified, a constraints adjustment module can identify, based on coverage information generated by the solver, if other sets of user-defined constraints were implicitly solved by the solver. If such other sets were implicitly solved, the adjustments module can mark the sets as solved, such that they will omitted from constraints used for subsequent solutions of the solver.
    Type: Grant
    Filed: November 13, 2013
    Date of Patent: August 11, 2015
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Huy Nguyen, Alan J. Carlin, Hugo M. Cavalcanti
  • Publication number: 20150134305
    Abstract: A design verification system verifies an electronic device design based on a static model of the electronic device. The static model is an expression of the relationships between modules of the electronic device design and relationships between the behaviors of those modules that can be expressed as set of logical relationships. The static model does not rely on a time variable, but instead reflects a fixed set of relationships between the electronic device modules and between behaviors of the electronic device modules. The static model can be employed by a solver, that identifies whether or how the mathematical relationships of the static model can be reconciled, given a set of constraints. The solver results can be analyzed to identify whether there are errors in the device design, such as resource conflicts, failure of the design to achieve a desired configuration, and the like.
    Type: Application
    Filed: November 13, 2013
    Publication date: May 14, 2015
    Applicant: FREESCALE SEMICONDUCTOR INC.
    Inventors: Hugo M. Cavalcanti, Alan J. Carlin, Huy Nguyen
  • Publication number: 20150135149
    Abstract: A design verification system automatically identifies coverage of different constraints for a static model of an electronic device. The static model can be employed by a tool, referred to as a solver, that identifies whether the mathematical relationships of the static model can be reconciled, given a set of user-defined constraints that indicate a desired configuration, or range of configurations, of the electronic device. After a solution for a particular set of user-defined constraints has been identified, a constraints adjustment module can identify, based on coverage information generated by the solver, if other sets of user-defined constraints were implicitly solved by the solver. If such other sets were implicitly solved, the adjustments module can mark the sets as solved, such that they will omitted from constraints used for subsequent solutions of the solver.
    Type: Application
    Filed: November 13, 2013
    Publication date: May 14, 2015
    Applicant: FREESCALE SEMICONDUCTOR INC.
    Inventors: Huy Nguyen, Alan J. Carlin, Hugo M. Cavalcanti