Patents by Inventor Hui-Huang Chen
Hui-Huang Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11430589Abstract: The disclosure provides a hybrid magnet structure which includes two dipole magnets assemblies arranged oppositely, and each dipole magnet assembly includes a permanent magnet, two iron cores, and a moveable magnetic field shunt element. The hybrid magnet structure is adapted to focus particle beams of different positions by applying an adjustable gradient magnetic field in the horizontal or vertical direction of the particle beam. By passing the charged particle beams through the gradient magnetic field established between the two dipole magnets, the aspect of focusing the charged particle beam is achieved. In addition, the intensity of the gradient magnetic field can be altered by adjusting the gap between the movable magnetic field shunt element and the permanent magnet, thereby controlling the particle beam size on a specific axis for different energies or masses of the charge particles.Type: GrantFiled: June 17, 2021Date of Patent: August 30, 2022Assignee: ADVANCED ION BEAM TECHNOLOGY, INC.Inventors: Ching-Shiang Hwang, Jyh-Chyuan Jan, Hui-Huang Chen, Yun-Liang Chu
-
Publication number: 20210398722Abstract: The disclosure provides a hybrid magnet structure which includes two dipole magnets assemblies arranged oppositely, and each dipole magnet assembly includes a permanent magnet, two iron cores, and a moveable magnetic field shunt element. The hybrid magnet structure is adapted to focus particle beams of different positions by applying an adjustable gradient magnetic field in the horizontal or vertical direction of the particle beam. By passing the charged particle beams through the gradient magnetic field established between the two dipole magnets, the aspect of focusing the charged particle beam is achieved. In addition, the intensity of the gradient magnetic field can be altered by adjusting the gap between the movable magnetic field shunt element and the permanent magnet, thereby controlling the particle beam size on a specific axis for different energies or masses of the charge particles.Type: ApplicationFiled: June 17, 2021Publication date: December 23, 2021Inventors: Ching-Shiang Hwang, Jyh-Chyuan Jan, Hui-Huang Chen, Yun-Liang Chu
-
Patent number: 9496418Abstract: A non-volatile memory including the following elements is provided. A first conductive layer and a second conductive layer are disposed on a substrate and separated from each other. A patterned hard mask layer is disposed on the first conductive layer and exposes a sharp tip of the first conductive layer. A third conductive layer is disposed on the substrate at one side of the first conductive layer away from the second conductive layer. The third conductive layer is located on a portion of the first conductive layer and covers the sharp tip, and the third conductive layer and the first conductive layer are isolated from each other. A first doped region is disposed in the substrate below the third conductive layer. A second doped region is disposed in the substrate at one side of the second conductive layer away from the first conductive layer.Type: GrantFiled: May 5, 2015Date of Patent: November 15, 2016Assignee: Powerchip Technology CorporationInventors: Da Sung, Cheng-Yuan Hsu, Jian-Ming Jaw, Hui-Huang Chen
-
Publication number: 20160240686Abstract: A non-volatile memory including the following elements is provided. A first conductive layer and a second conductive layer are disposed on a substrate and separated from each other. A patterned hard mask layer is disposed on the first conductive layer and exposes a sharp tip of the first conductive layer. A third conductive layer is disposed on the substrate at one side of the first conductive layer away from the second conductive layer. The third conductive layer is located on a portion of the first conductive layer and covers the sharp tip, and the third conductive layer and the first conductive layer are isolated from each other. A first doped region is disposed in the substrate below the third conductive layer. A second doped region is disposed in the substrate at one side of the second conductive layer away from the first conductive layer.Type: ApplicationFiled: May 5, 2015Publication date: August 18, 2016Inventors: Da Sung, Cheng-Yuan Hsu, Jian-Ming Jaw, Hui-Huang Chen
-
Publication number: 20160163552Abstract: A non-volatile memory including a substrate, a first stacked structure, a second stacked structure, a fifth conductive layer, a first doped region, and a second doped region is provided. The first stacked structure includes a first conductive layer and a second conductive layer stacked on the substrate in order and isolated from each other. The second stacked structure is separately disposed from the first stacked structure and includes a third conductive layer and a fourth conductive layer stacked on the substrate in order and connected to each other. The fifth conductive layer is disposed on the substrate at one side of the first stacked structure away from the second stacked structure. The first doped region is disposed in the substrate below the fifth conductive layer. The second doped region is disposed in the substrate at one side of the second stacked structure away from the first stacked structure.Type: ApplicationFiled: February 13, 2015Publication date: June 9, 2016Inventors: Cheng-Yuan Hsu, Chen-Fu Chang, Hui-Huang Chen, Tzung-Hua Ying
-
Publication number: 20150340427Abstract: A capacitor structure including at least one capacitor unit is provided. The capacitor unit includes a dielectric layer, an inner metal layer and an outer metal layer. The inner metal layer is disposed in the dielectric layer. The outer metal layer is disposed in the dielectric layer and surrounds the inner metal layer. The outer metal layer includes a first metal layer, two second metal layers and a third metal layer. The first metal layer is disposed under the inner metal layer. The second metal layers are disposed at two sides of the inner metal layer, and lower surfaces of the second metal layers are located equal to or below a lower surface of the inner metal layer. The third metal layer is disposed over the inner metal layer and connects to the second metal layers.Type: ApplicationFiled: September 26, 2014Publication date: November 26, 2015Inventors: Yukihiro Nagai, Hui-Huang Chen, Ching-Hua Chen, Ying-Chia Lin
-
Publication number: 20140284678Abstract: A non-volatile memory and a manufacturing method thereof are provided. The non-volatile memory includes a substrate, word lines, select lines, and doped regions. The substrate includes a memory cell region and two select line regions located at two opposite sides of the memory cell region. The word lines are disposed in the memory cell region. The select lines are disposed in the select line regions. A line width of each of the word lines is equal to a line width of each of the select lines. A distance between the adjacent word lines, a distance between the adjacent select lines, and a distance between the adjacent select line and word line are equal to one another. The doped regions are located in the substrate at two sides of each of the word lines and at two sides of each of the select line regions.Type: ApplicationFiled: June 20, 2013Publication date: September 25, 2014Inventors: Hui-Huang Chen, Chih-Yuan Chen, Zih-Song Wang
-
Patent number: 8470671Abstract: A novel method for manufacturing a 3-D vertical memory comprising the steps of dividing a multilayer structure composed of insulating intermediate layers and sacrificial intermediate layers into a first multilayer structure and a second multilayer structure, replacing the sacrificial intermediate layers in the multilayer structures with metal intermediate layers, and manufacturing the channel structure in two multilayer structures.Type: GrantFiled: October 24, 2012Date of Patent: June 25, 2013Assignee: Powerchip Technology CorporationInventors: Chao-Wei Lin, Hui-Huang Chen, Chih-Yuan Chen
-
Patent number: 8441053Abstract: A vertical capacitor-less DRAM cell is described, including: a source layer having a first conductivity type, a storage layer disposed on the source layer and having a second conductivity type, an active layer disposed on the storage layer and having the first conductivity type, a drain layer disposed on the active layer and having the second conductivity type, an address gate disposed beside the active layer and separated from the same by a first gate dielectric layer, and a storage gate disposed beside the storage layer and separated from the same by a second gate dielectric layer. The DRAM cell can be written by turning on the MOSFET formed by the storage layer, the active layer, the drain layer, the first gate dielectric layer and the address gate to inject carriers into the storage layer from the active layer.Type: GrantFiled: October 15, 2010Date of Patent: May 14, 2013Assignee: Powerchip Technology CorporationInventors: Hui-Huang Chen, Chih-Yuan Chen, Chun-Cheng Chen, Ching-Ching Tsai, Ting-Jyun He, Tai-Liang Hsiung
-
Patent number: 8324682Abstract: A dynamic random access memory cell having vertical channel transistor includes a semiconductor pillar, a drain layer, an assisted gate, a control gate, a source layer, and a capacitor. The vertical channel transistor has an active region formed by the semiconductor pillar. The drain layer is formed at the bottom of the semiconductor pillar. The assisted gate is formed beside the drain layer, and separated from the drain layer by a first gate dielectric layer. The control gate is formed beside the semiconductor pillar, and separated from the active region by a second gate dielectric layer. The source layer is formed at the top of the semiconductor pillar. The capacitor is formed to electrical connect to the source layer.Type: GrantFiled: February 17, 2011Date of Patent: December 4, 2012Assignee: Powerchip Technology CorporationInventors: Hui-Huang Chen, Chih-Yuan Chen, Sheng-Fu Yang, Chun-Cheng Chen
-
Publication number: 20120153371Abstract: A dynamic random access memory cell having vertical channel transistor includes a semiconductor pillar, a drain layer, an assisted gate, a control gate, a source layer, and a capacitor. The vertical channel transistor has an active region formed by the semiconductor pillar. The drain layer is formed at the bottom of the semiconductor pillar. The assisted gate is formed beside the drain layer, and separated from the drain layer by a first gate dielectric layer. The control gate is formed beside the semiconductor pillar, and separated from the active region by a second gate dielectric layer. The source layer is formed at the top of the semiconductor pillar. The capacitor is formed to electrical connect to the source layer.Type: ApplicationFiled: February 17, 2011Publication date: June 21, 2012Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventors: Hui-Huang Chen, Chih-Yuan Chen, Sheng-Fu Yang, Chun-Cheng Chen
-
Publication number: 20120092925Abstract: A vertical capacitor-less DRAM cell is described, including: a source layer having a first conductivity type, a storage layer disposed on the source layer and having a second conductivity type, an active layer disposed on the storage layer and having the first conductivity type, a drain layer disposed on the active layer and having the second conductivity type, an address gate disposed beside the active layer and separated from the same by a first gate dielectric layer, and a storage gate disposed beside the storage layer and separated from the same by a second gate dielectric layer. The DRAM cell can be written by turning on the MOSFET formed by the storage layer, the active layer, the drain layer, the first gate dielectric layer and the address gate to inject carriers into the storage layer from the active layer.Type: ApplicationFiled: October 15, 2010Publication date: April 19, 2012Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventors: Hui-Huang Chen, Chih-Yuan Chen, Chun-Cheng Chen, Ching-Ching Tsai, Ting-Jyun He, Tai-Liang Hsiung
-
Polysilicon self-aligned contact and a polysilicon common source line and method of forming the same
Publication number: 20040079984Abstract: A polysilicon self-alignment contact and a polysilicon common source line. A cell array formed on a semiconductor substrate has a second cell adjacent to a first cell in a Y-axis orientation, and a third cell adjacent to the first cell in an X-axis orientation. Each cell comprises a first gate structure and a second gate structure, a source region formed in the semiconductor substrate adjacent to the first gate structure and the second gate structure, and an opening formed between the first gate structure and the second gate structure to expose the source region. A drain region is formed in the semiconductor substrate adjacent to the second gate structure of the first cell and the first gate structure of the second cell. A contact hole is formed between the first cell and the second cell to expose the drain region. A polysilicon layer is formed in the contact hole to serve as a polysilicon self-aligned contact.Type: ApplicationFiled: October 25, 2002Publication date: April 29, 2004Inventors: Hsuan-Ling Kao, Chun-Pei Wu, Hui-Huang Chen, Wen-Bin Tsai, Henry Chung -
Patent number: 6495430Abstract: A process for fabricating a sharp corner-free shallow trench isolation structure. First, a SiON layer and a mask layer are successively formed on a semiconductor substrate. The SiON layer and mask layer are patterned to form an opening, exposing the substrate region on which a shallow trench isolation region will be formed. Next, an oxide spacer is formed on sidewalls of the SiON layer and mask layer. A trench is formed in the semiconductor substrate using the spacer and mask layer as a mask. Next, a liner oxide layer is formed on the surface of the trench by thermal oxidation, such that the liner oxide layer near the SiON layer is in a bird's beak form. An isolating oxide layer is filled in the trench. Finally, the mask layer and SiON layer are removed. The present invention forms a short and thick bird's beak structure and rounded trench corner. Therefore, the thickness of the tunnel oxide is even and the tunnel oxide integrity remains.Type: GrantFiled: May 21, 2002Date of Patent: December 17, 2002Assignee: Macronix International Co., Ltd.Inventors: Wen-Bin Tsai, Chun-Pei Wu, Hui-Huang Chen
-
Patent number: 5547086Abstract: A video compact disk storage rack including a first end member, a second end member, an open frame connected between the first end member and the second end member at the top, two connecting rods bilaterally connected between the first end member and the second end member at the bottom, two expansion springs mounted inside the open frame at two opposite sides, and two T-blocks respectively supported on the expansion springs and moved along two longitudinal sliding slots on the open frame at two opposite sides for holding down video compact disks within the open frame.Type: GrantFiled: May 10, 1995Date of Patent: August 20, 1996Inventor: Hui-Huang Chen
-
Patent number: 5533630Abstract: A compact disk assembly rack structure includes two elongated strips, a lower frame, two rods, two support frames and an upper frame as well as a multiplicity of screws. Each of the strips have an upper groove for receiving a longer side of the lower frame which is squeezed through a gap into a circular portion below to be positioned therein. A rod is then fitted into the upper groove of the strip. The support frames each have a clamp for fastening onto a corresponding narrow portion of a shorter side of the lower frame. The upper frame has flat surfaces formed at two shorter sides thereof corresponding to flat surfaces formed at the top of the support frames. Each of the shorter sides of the upper frame is fastened to each of the support frames by screws passing through the flat surfaces of the upper frame into the flat surfaces of the support frames. A number of compact disk racks may be placed one on top of the other for storage or transportation.Type: GrantFiled: March 15, 1995Date of Patent: July 9, 1996Inventor: Hui-Huang Chen