Patents by Inventor Hung-Jen Tsai
Hung-Jen Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240134246Abstract: An optical switch module includes a housing, at least two first collimators, at least two second collimators, a relay, and plural prisms. The housing has an accommodating space, a first sidewall, and a second sidewall. The first collimators are located on the first sidewall. Each of the first collimators connects even number of first fibers. The second collimators are located on the second sidewall. Each of the second collimators connects even number of second fibers. The second collimators are respectively aligned with the first collimators. The relay is located in the accommodating space and has a rotation support. The prisms are located on the rotation support and respectively between the first and second collimators. The rotation support is configured to enable at least one of the prisms to be in light transmission paths between the first fibers and the second fibers.Type: ApplicationFiled: October 23, 2023Publication date: April 25, 2024Applicant: Formerica Optoelectronics, Inc.Inventors: Hung-Fu YEH, Ching-Jen WEN, Ping-Fang TSAI
-
Patent number: 11837617Abstract: An operating method of an under-display camera system includes: providing a raw data by a pixel array; generating, by a plurality of color filters respectively disposed on a plurality of first photodiodes of the pixel array, a color information in accordance with the raw data; generating, by a plurality of first narrowband filters respectively disposed on a plurality of second photodiodes of the pixel array, a first narrowband information in accordance with the raw data, wherein a spectrum linewidth of the plurality of first narrowband filters is in a range from 5 nm to 70 nm; reconstructing an edge information from the first narrowband information based on one of a plurality of diffraction patterns provided by a database unit of a point spread function; and obtaining an image by combining the edge information with the color information.Type: GrantFiled: April 27, 2022Date of Patent: December 5, 2023Assignee: VisEra Technologies Company Ltd.Inventors: Chun-Yuan Wang, An-Li Kuo, Shin-Hong Kuo, Zong-Ru Tu, Yu-Chi Chang, Han-Lin Wu, Hung-Jen Tsai
-
Publication number: 20230352503Abstract: An operating method of an under-display camera system includes: providing a raw data by a pixel array; generating, by a plurality of color filters respectively disposed on a plurality of first photodiodes of the pixel array, a color information in accordance with the raw data; generating, by a plurality of first narrowband filters respectively disposed on a plurality of second photodiodes of the pixel array, a first narrowband information in accordance with the raw data, wherein a spectrum linewidth of the plurality of first narrowband filters is in a range from 5 nm to 70 nm; reconstructing an edge information from the first narrowband information based on one of a plurality of diffraction patterns provided by a database unit of a point spread function; and obtaining an image by combining the edge information with the color information.Type: ApplicationFiled: April 27, 2022Publication date: November 2, 2023Inventors: Chun-Yuan WANG, An-Li KUO, Shin-Hong KUO, Zong-Ru TU, Yu-Chi CHANG, Han-Lin WU, Hung-Jen TSAI
-
Publication number: 20230343808Abstract: A solid-state image sensor is provided. The solid-state image sensor includes photoelectric conversion elements and a color filter layer disposed above the photoelectric conversion elements. The color filter layer has a first color filter segment and a second color filter segment adjacent to the first color filter segment. The first color filter segment and the second color filter segment correspond to different colors. The solid-state image sensor further includes a light-splitting structure disposed in the first color filter segment or the second color filter segment and a grid structure disposed between the first color filter segment and the second color filter segment. The light-splitting structure is separated from the grid structure.Type: ApplicationFiled: April 21, 2022Publication date: October 26, 2023Inventors: Chun-Yuan WANG, Ching-Hua LI, Zong-Ru TU, Yu-Chi CHANG, Han-Lin WU, Hung-Jen TSAI
-
Publication number: 20230326942Abstract: An image sensor includes a sensor unit, a sensing portion disposed within the sensor unit, and an isolation structure corresponding to the sensing portion. The isolation structure includes a first deep trench isolation (DTI) structure surrounding the sensor unit from top view, and a second deep trench isolation structure laterally enclosed by the first deep trench isolation structure. The second deep trench isolation structure is located close to a corner of the sensor unit defined by the first deep trench isolation structure. The second deep trench isolation structure is asymmetrical with respect to a horizontal middle line or a vertical middle line within the sensor unit.Type: ApplicationFiled: April 8, 2022Publication date: October 12, 2023Inventors: Chun-Yuan WANG, Zong-Ru TU, Yu-Chi CHANG, Han-Lin WU, Hung-Jen TSAI
-
Publication number: 20230029820Abstract: An image sensor is provided. The image sensor includes a substrate, an isolation structure on the substrate, a photoelectric conversion layer, a transparent electrode layer, an encapsulation layer, a color filter layer, and a micro-lens. The isolation structure is electrically non-conductive and defines a plurality of pixel regions on the substrate. The isolation structure prevents cross-talk of electrical signals among pixels. The photoelectric conversion layer is disposed on the pixel regions defined by the isolation structure. The transparent electrode layer is disposed over the isolation structure and the photoelectric conversion layer. The encapsulation layer is disposed over the transparent electrode layer. The micro-lens is disposed on the color filter layer.Type: ApplicationFiled: August 2, 2021Publication date: February 2, 2023Inventors: Wei-Lung TSAI, Shin-Hong KUO, Huang-Jen CHEN, Yu-Chi CHANG, Ching-Chiang WU, Han-Lin WU, Hung-Jen TSAI
-
Patent number: 11477364Abstract: A solid-state image sensor having a first region and a second region adjacent to the first region along a first direction is provided. The solid-state image sensor includes a first unit pattern disposed in the first region. The solid-state image sensor also includes a second unit pattern disposed in the second region and corresponding to the first unit pattern. The first unit pattern and the second unit pattern each includes normal pixels and an auto-focus pixel array. The normal pixels and the auto-focus pixel array in the first unit pattern form a first arrangement, the normal pixels and the auto-focus pixel array in the second unit pattern form a second arrangement, and the first arrangement and the second arrangement are symmetric with respect to the first axis of symmetry.Type: GrantFiled: August 18, 2021Date of Patent: October 18, 2022Assignee: VISERA TECHNOLOGIES COMPANY LIMITEDInventors: Cheng-Hsuan Lin, Zong-Ru Tu, Yu-Chi Chang, Han-Lin Wu, Hung-Jen Tsai
-
Publication number: 20220321791Abstract: A solid-state image sensor having a first region and a second region adjacent to the first region along a first direction is provided. The solid-state image sensor includes a first unit pattern disposed in the first region. The solid-state image sensor also includes a second unit pattern disposed in the second region and corresponding to the first unit pattern. The first unit pattern and the second unit pattern each includes normal pixels and an auto-focus pixel array. The normal pixels and the auto-focus pixel array in the first unit pattern form a first arrangement, the normal pixels and the auto-focus pixel array in the second unit pattern form a second arrangement, and the first arrangement and the second arrangement are symmetric with respect to the first axis of symmetry.Type: ApplicationFiled: August 18, 2021Publication date: October 6, 2022Inventors: Cheng-Hsuan LIN, Zong-Ru TU, Yu-Chi CHANG, Han-Lin WU, Hung-Jen TSAI
-
Publication number: 20220302182Abstract: An optical device is provided. The optical device includes a substrate and a plurality of optical structures. The substrate includes a plurality of photoelectric conversion elements. The optical structures are disposed above the substrate. Each optical structure corresponds to one photoelectric conversion element. Each optical structure includes a first portion and a second portion. The first portion has a first glass transition temperature. The second portion has a second glass transition temperature. The second portion guides the incident light into the photoelectric conversion element. The first glass transition temperature is higher than the second glass transition temperature.Type: ApplicationFiled: December 28, 2021Publication date: September 22, 2022Inventors: Shin-Hong KUO, Han-Lin WU, Ta-Yung NI, Ching-Chiang WU, Zong-Ru TU, Yu-Chi CHANG, Hung-Jen TSAI
-
Patent number: 8351557Abstract: A circuit for detecting a clock has a plurality of first transmission elements, a plurality of first exclusive OR gates and a first AND gate. Each first transmission element is coupled to a last first transmission element for receiving output data, and the data received by each first transmission element is transmitted to an input terminal of a next first transmission element. In addition, the input of a first transmission element is coupled to a clock source for receiving a predetermined clock signal of which a frequency is less than a frequency of a local clock signal. Furthermore, the first and second input terminals of a kth exclusive OR gate are coupled to output terminals of a kth and a (k+1)th first transmission elements, wherein k is an integer greater than 0 smaller than a total number of the first transmission elements.Type: GrantFiled: May 19, 2009Date of Patent: January 8, 2013Assignee: Inventec CorporationInventors: Tsung-Hsi Lee, Hung-Jen Tsai
-
Publication number: 20100128831Abstract: A circuit for detecting a clock has a plurality of first transmission elements, a plurality of first exclusive OR gates and a first AND gate. Each first transmission element is coupled to a last first transmission element for receiving output data, and the data received by each first transmission element is transmitted to an input terminal of a next first transmission element. In addition, the input of a first transmission element is coupled to a clock source for receiving a predetermined clock signal of which a frequency is less than a frequency of a local clock signal. Furthermore, the first and second input terminals of a kth exclusive OR gate are coupled to output terminals of a kth and a (k+1)th first transmission elements, wherein k is an integer greater than 0 smaller than a total number of the first transmission elements.Type: ApplicationFiled: May 19, 2009Publication date: May 27, 2010Applicant: Inventec CorporationInventors: TSUNG-HSI LEE, Hung-Jen Tsai
-
Patent number: 7202899Abstract: A method and system for preventing white pixel difficulties resulting from undesired current induced in an image sensor having a photodiode and a depletion region therein. The photodiode is isolated in a pixel layout for an image sensor. A depletion region is configured, such that the depletion region is maintained in a defect-free region associated with the pixel layout for the image sensor, thereby reducing white pixel difficulties caused by induced and undesired current. The image sensor is preferably a CMOS image sensor. A depletion region of the photodiode is constantly maintained in a defect-free region during operation of the CMOS image sensor.Type: GrantFiled: May 21, 2002Date of Patent: April 10, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuen-Hsien Lin, Shang-Hsuan Liu, Chih-Hsing Chen, Hung Jen Tsai, Hsien-Tsong Liu
-
Patent number: 6687725Abstract: An arithmetic unit which performs all basic arithmetic operations in a finite field GF(2m) and includes an arithmetic processor, an arithmetic logic unit and a control unit is disclosed. The arithmetic unit of the present invention is structured with a low circuit complexity, so that an error-correcting decoder applying this calculating processor can be greatly simplified.Type: GrantFiled: June 23, 2000Date of Patent: February 3, 2004Assignee: Shyue-Win WeiInventors: Tung-Chou Chen, Shyue-Win Wei, Hung-Jen Tsai
-
Publication number: 20030218678Abstract: A method and system for preventing white pixel difficulties resulting from undesired current induced in an image sensor having a photodiode and a depletion region therein. The photodiode is isolated in a pixel layout for an image sensor. A depletion region is configured, such that the depletion region is maintained in a defect-free region associated with the pixel layout for the image sensor, thereby reducing white pixel difficulties caused by induced and undesired current. The image sensor is preferably a CMOS image sensor. A depletion region of the photodiode is constantly maintained in a defect-free region during operation of the CMOS image sensor.Type: ApplicationFiled: May 21, 2002Publication date: November 27, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuen-Hsien Lin, Shang-Hsuan Liu, Chih-Hsing Chen, Hung Jen Tsai, Hsien-Tsong Liu
-
Patent number: 6472235Abstract: A method and an apparatus for preparing a backside-ground wafer for testing are described. The method includes the steps of first providing a calibration wafer that has a pattern formed on a top surface of an insulating material such as oxide or nitride. Three droplets of water are applied with each droplet sufficiently apart from the other droplets on the top surface of the calibration wafer. A backside-ground wafer that has a ground backside and a front side to be tested is then mated to the calibration wafer by mating the ground backside to the top surface of the calibration wafer with water droplets therein-between forming a bond by capillary reaction in-between the oxide pattern on the calibration wafer. The apparatus for mounting a backside-ground wafer to a calibration wafer consists of a slanted block having a top surface with a slant angle between about 10° and about 30°.Type: GrantFiled: June 21, 2001Date of Patent: October 29, 2002Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Kuang-Peng Lin, Hung-Jen Tsai, Hsien-Tsong Liu
-
Patent number: 5854134Abstract: The invention provides a method of fabricating corrosion free metal lines. The method involves forming a thin polymeric passivation layer 30 over the metal layer 20 immediately after the metal deposition and before any photolithographic or etching processes. The polymeric passivation layer 30 is formed using a F-containing gas plasma treatment. The passivation layer prevents corrosion of the metal layer before a metal etch. The passivation layer is preferably composed of a polymeric of C, O, and F and has a thickness in a range of between about 40 and 80 .ANG.. The passivation layer is formed using a F-containing plasma treatment at a power of between 225 and 275 W, a pressure between about 80 and 120 mtorr, a CHF.sub.3 flow between about 40 and 60 sccm and for a duration between about 10 to 30 seconds. Following this, the metal layer is patterned using photo and etch steps.Type: GrantFiled: May 5, 1997Date of Patent: December 29, 1998Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Chao-Yi Lan, Shean-Ren Horng, Yun-Hung Shen, Hung-Jen Tsai