Patents by Inventor Hung-Kwei Hu
Hung-Kwei Hu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7428092Abstract: A spatial light modulator includes a mirror plate comprising a reflective upper surface, a lower surface having a conductive surface portion, and a substrate portion having a first cavity having an opening on the lower surface, a second cavity in the substrate portion, and a membrane over the second cavity. The modulator includes a substrate comprising an upper surface, a hinge support post in connection with the upper surface, a hinge component supported by the hinge support post and in connection with the mirror plate to facilitate a rotation of the mirror plate, and an upright landing tip in connection with the upper surface of the substrate. The hinge component is extends into the first cavity. The upright landing tip is configured to contact the membrane over the second cavity in the substrate portion of the mirror plate to stop the rotation of the mirror plate at a predetermined orientation.Type: GrantFiled: November 30, 2005Date of Patent: September 23, 2008Assignee: Spatial Photonics, Inc.Inventors: Chii Guang Lee, Chun-Teh Kao, Hung Kwei Hu, Shaoher X. Pan
-
Patent number: 7416908Abstract: A method for fabricating a micro structure includes depositing a first layer of a first material over a substrate; patterning a first hard mask over the first layer; depositing a second layer of a second material over the first layer and the first hard mask; patterning a second hard mask over the second layer; and selectively removing the first material and the second material not covered by any of the first mask and the second mask to produce over the substrate the micro structure having a first structure portion having a first height and a second structure portion having a second height.Type: GrantFiled: May 10, 2006Date of Patent: August 26, 2008Assignee: Spatial Photonics, Inc.Inventors: Chii Guang Lee, Shaoher X. Pan, Hung Kwei Hu
-
Patent number: 6784110Abstract: In a method of etching a substrate, a substrate is provided in a process zone, the substrate having a pattern of features comprising dielectric covering semiconductor. In a first stage, an energized first etching gas is provided in the process zone, the energized first etching gas having a first selectivity of etching dielectric to semiconductor of at least about 1.8:1, wherein the dielectric is etched preferentially to the semiconductor to etch through the dielectric to at least partially expose the semiconductor. In a second stage, an energized second etching gas is provided in the process zone, the energized second etching gas having a second selectivity of etching dielectric to semiconductor of less than about 1:1.8, wherein the semiconductor is etched preferentially to the dielectric.Type: GrantFiled: October 1, 2002Date of Patent: August 31, 2004Inventors: Jianping Wen, Meihua Shen, Hung-Kwei Hu
-
Publication number: 20040063328Abstract: In a method of etching a substrate, a substrate is provided in a process zone, the substrate having a pattern of features comprising dielectric covering semiconductor. In a first stage, an energized first etching gas is provided in the process zone, the energized first etching gas having a first selectivity of etching dielectric to semiconductor of at least about 1.8:1, wherein the dielectric is etched preferentially to the semiconductor to etch through the dielectric to at least partially expose the semiconductor. In a second stage, an energized second etching gas is provided in the process zone, the energized second etching gas having a second selectivity of etching dielectric to semiconductor of less than about 1:1.8, wherein the semiconductor is etched preferentially to the dielectric.Type: ApplicationFiled: October 1, 2002Publication date: April 1, 2004Applicant: Applied Materials, Inc.Inventors: Jianping Wen, Meihua Shen, Hung-Kwei Hu
-
Patent number: 6617216Abstract: Methods for use in fabricating integrated circuit structures. One embodiment of the present invention is a quasi-damascene gate, self-aligned source/drain method for forming a device on a substrate that includes steps of: (a) forming a gate dielectric layer over the substrate; (b) forming a first gate electrode layer over the gate dielectric layer; (c) forming a contact etch stop layer over the first gate electrode layer; (d) forming a self-aligning layer over the contact etch stop layer; and (e) forming and patterning a mask over the self-aligning layer.Type: GrantFiled: April 4, 2002Date of Patent: September 9, 2003Assignee: Applied Materials, IncInventor: Hung-Kwei Hu
-
Patent number: 5663091Abstract: A method for fabricating the antifuse of the present invention comprises the steps of forming a lower antifuse electrode; forming a relatively thick interlayer dielectric layer over the surface of the lower antifuse electrode; forming a masking layer, preferably a photoresist, including an aperture therein having a first area over the interlayer dielectric layer; performing a first vertical etching step on the interlayer dielectric layer to a first selected depth; enlarging the aperture in the masking layer until it has a second area; performing a final vertical etching step on the interlayer dielectric layer to expose the upper surface of the lower electrode. Depending on the thickness of the interlayer dielectric, additional enlarging steps and vertical etching steps may be performed prior to the final vertical etching step which exposes the upper surface of the lower electrode.Type: GrantFiled: May 9, 1996Date of Patent: September 2, 1997Assignee: Actel CorporationInventors: Yeouchung Yen, Shih-Oh Chen, Hung-Kwei Hu
-
Patent number: 5550404Abstract: An antifuse comprises a lower electrode and an upper electrode separated by an interlayer dielectric. An antifuse cell opening is disposed in the interlayer dielectric. The antifuse cell opening comprises at least two steps, wherein a first portion thereof has a first area and a second portion thereof disposed above the first portion has a second area larger than said first area. Additional portions may be provided above the second portion having successively larger areas if the thickness of the interlayer dielectric warrants their inclusion.Type: GrantFiled: August 10, 1994Date of Patent: August 27, 1996Assignee: Actel CorporationInventors: Yeouchung Yen, Shih-Oh Chen, Hung-Kwei Hu
-
Patent number: 5223084Abstract: During the manufacture of a semiconductor integrated circuit, contact holes or passages are formed through a non-planar insulating layer resulting from the deposition of dielectric over electrical contacts having differing profile heights from the surface of an internal layer, such as a substrate, to expose these contacts and/or provide electrical connections thereto. The passages are formed with a combination of sloped and vertical sidewall portions in which varying depth sloped portions are used to effectively planarize the dielectric layer and permit the vertical sidewall portions to have substantially identical vertical dimensions. This technique simultaneously exposes contacts with varying profile heights which thereby reduces contact damage. In addition, this technique effectively planarizes the dielectric layer, reducing the need for an additional planarization step.Type: GrantFiled: November 25, 1991Date of Patent: June 29, 1993Assignee: Hewlett-Packard CompanyInventors: Warren M. Uesato, Kwang-Leei K. Young, Hung-Kwei Hu, Paul K. Aum
-
Patent number: 5096802Abstract: A controllable feature shrinkage technique permits shrinkage of feature sizes beyond the capability of current lithographic tools by using high temperature flow to shrink the conventionally formed resist image of the feature and then deep UV exposure to stabilize the resist profile at the desired reduced size. A preliminary partial stabilization using hard bake and low intensity deep UV exposure reduces the rate of resist flow at temperature, permitting better control and repeatability of the amount of shrinkage. Feature sizes in the range of about 0.15 .mu.m may be achieved.Type: GrantFiled: November 9, 1990Date of Patent: March 17, 1992Assignee: Hewlett-Packard CompanyInventor: Hung-Kwei Hu