Patents by Inventor Hung-Kwei Liao
Hung-Kwei Liao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11915969Abstract: A semiconductor structure including a substrate and a deep trench isolation structure is provided. The deep trench isolation structure is disposed in the substrate and is not electrically connected to any device. The deep trench isolation structure includes a heat dissipation layer and a dielectric liner layer. The heat dissipation layer is disposed in the substrate. The dielectric liner layer is disposed between the heat dissipation layer and the substrate.Type: GrantFiled: March 6, 2022Date of Patent: February 27, 2024Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Chen-Chiang Liu, Hung-Kwei Liao
-
Publication number: 20230238270Abstract: A semiconductor structure including a substrate and a deep trench isolation structure is provided. The deep trench isolation structure is disposed in the substrate and is not electrically connected to any device. The deep trench isolation structure includes a heat dissipation layer and a dielectric liner layer. The heat dissipation layer is disposed in the substrate. The dielectric liner layer is disposed between the heat dissipation layer and the substrate.Type: ApplicationFiled: March 6, 2022Publication date: July 27, 2023Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Chen-Chiang Liu, Hung-Kwei Liao
-
Patent number: 11189715Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes first and second epitaxial layers, and first and second semiconductor layers. The second epitaxial layer is disposed on the first epitaxial layer. The first semiconductor layer extends from above the second epitaxial layer to a top surface of the second epitaxial layer. A vertically extending region of the first semiconductor layer has a body portion and an extending portion extending from a bottom end of the body portion to the second epitaxial layer. A width of the body portion is greater than a width of the extending portion. The second semiconductor layer is disposed on the second epitaxial layer, and laterally surrounds the vertically extending region of the first semiconductor layer. A portion of the second semiconductor layer extends between and overlaps with the body portion of the first semiconductor layer and the second epitaxial layer.Type: GrantFiled: April 27, 2020Date of Patent: November 30, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Kuo-Sheng Shih, Hung-Kwei Liao, Chen-Chiang Liu
-
Publication number: 20210359113Abstract: Provided are a transistor and a manufacturing method thereof. The transistor includes a substrate, a collector, a base, an emitter and a diffusion barrier layer. The collector is disposed on the substrate. The base is disposed on the collector. The emitter is disposed on the base. The diffusion barrier layer is disposed between the base and the emitter. An upper portion of the base includes a doped layer, and the diffusion barrier layer is disposed on the doped layer. The emitter, the doped layer, and the collector are of a first conductive type, and the rest of the base is of a second conductive type.Type: ApplicationFiled: June 29, 2020Publication date: November 18, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Hung-Kwei Liao, Chen-Chiang Liu, Yung-Yao Shih
-
Publication number: 20210358934Abstract: A non-volatile memory structure including a substrate, a select gate, a control gate, and a charge storage layer is provided. There is a trench in the substrate. The select gate is disposed in the trench. The control gate is disposed in the trench and is located on the select gate. The charge storage layer is disposed between the control gate and the select gate and between the control gate and the substrate. The charge storage layer includes a nitride layer, a first oxide layer, and a second oxide layer. The nitride layer is disposed on the select gate and on two sidewalls of the trench. The nitride layer is a continuous structure. The first oxide layer is disposed between the nitride layer and the select gate. The second oxide layer is disposed between the control gate and the nitride layer.Type: ApplicationFiled: November 9, 2020Publication date: November 18, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Jung-Sung Chao, Hung-Kwei Liao, Chen-Chiang Liu
-
Publication number: 20210351274Abstract: A memory structure including a substrate, a charge storage layer, a first gate, a first dielectric layer, and a second dielectric layer is provided. The substrate includes a memory cell region. The charge storage layer is located on the substrate in the memory cell region. The charge storage layer has a recess. The charge storage layer has a tip around the recess. The first gate is located on the charge storage layer. The first dielectric layer is located between the charge storage layer and the substrate. The second dielectric layer is located between the first gate and the charge storage layer.Type: ApplicationFiled: July 12, 2020Publication date: November 11, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Chen-Chiu Hsue, Hsun-Kuei Chan, Kai-An Hsueh, Ming-Te Huang, Li-Tsen Jiang, Hung-Kwei Liao
-
Patent number: 11171217Abstract: A memory structure including a substrate, a charge storage layer, a first gate, a first dielectric layer, and a second dielectric layer is provided. The substrate includes a memory cell region. The charge storage layer is located on the substrate in the memory cell region. The charge storage layer has a recess. The charge storage layer has a tip around the recess. The first gate is located on the charge storage layer. The first dielectric layer is located between the charge storage layer and the substrate. The second dielectric layer is located between the first gate and the charge storage layer.Type: GrantFiled: July 12, 2020Date of Patent: November 9, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Chen-Chiu Hsue, Hsun-Kuei Chan, Kai-An Hsueh, Ming-Te Huang, Li-Tsen Jiang, Hung-Kwei Liao
-
Publication number: 20210288167Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes first and second epitaxial layers, and first and second semiconductor layers. The second epitaxial layer is disposed on the first epitaxial layer. The first semiconductor layer extends from above the second epitaxial layer to a top surface of the second epitaxial layer. A vertically extending region of the first semiconductor layer has a body portion and an extending portion extending from a bottom end of the body portion to the second epitaxial layer. A width of the body portion is greater than a width of the extending portion. The second semiconductor layer is disposed on the second epitaxial layer, and laterally surrounds the vertically extending region of the first semiconductor layer. A portion of the second semiconductor layer extends between and overlaps with the body portion of the first semiconductor layer and the second epitaxial layer.Type: ApplicationFiled: April 27, 2020Publication date: September 16, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Kuo-Sheng Shih, Hung-Kwei Liao, Chen-Chiang Liu
-
Patent number: 10784259Abstract: Provided is a semiconductor device including a substrate, an isolation structure, a barrier structure, a first conductive layer, a second conductive layer, a first gate dielectric layer, and a second gate dielectric layer. The substrate has a first region and a second region. The barrier structure is located on the isolation structure. The first conductive layer is located on the first region. The second conductive layer is located on the second region. The first gate dielectric layer is located between the first conductive layer and the substrate in the first region. The second gate dielectric layer is located between the second conductive layer and the substrate in the second region. The first gate dielectric layer and the second gate dielectric layer are separated by the isolation structure. A method of manufacturing the semiconductor device is also provided.Type: GrantFiled: March 19, 2019Date of Patent: September 22, 2020Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Hung-Kwei Liao, Chen-Chiang Liu, Kuo-Sheng Shih, Yung-Yao Shih, Ming-Tsung Hsu
-
Patent number: 10777652Abstract: A manufacturing method of a semiconductor device includes forming a plurality of flash memory structures on a semiconductor substrate, wherein each of the flash memory structures includes a floating gate formed on the semiconductor substrate and a control gate formed on the floating gate; forming at least one pseudo contact between the plurality of flash memory structures; forming a liner film conformally on a surface of the pseudo contact; forming an interlayer dielectric layer on the whole semiconductor substrate to cover the pseudo contact and form at least one air gap between the pseudo contact and the flash memory structure; planarizing the interlayer dielectric layer until the top of the pseudo contact is exposed; removing the pseudo contact to form a contact opening; and forming a conductive material in the contact opening.Type: GrantFiled: March 26, 2019Date of Patent: September 15, 2020Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Hung-Kwei Liao, Chen-Chiang Liu, Kuo-Sheng Shih, Yung-Yao Shih, Ming-Tsung Hsu
-
Publication number: 20200235220Abstract: A manufacturing method of a semiconductor device includes forming a plurality of flash memory structures on a semiconductor substrate, wherein each of the flash memory structures includes a floating gate formed on the semiconductor substrate and a control gate formed on the floating gate; forming at least one pseudo contact between the plurality of flash memory structures; forming a liner film conformally on a surface of the pseudo contact; forming an interlayer dielectric layer on the whole semiconductor substrate to cover the pseudo contact and form at least one air gap between the pseudo contact and the flash memory structure; planarizing the interlayer dielectric layer until the top of the pseudo contact is exposed; removing the pseudo contact to form a contact opening; and forming a conductive material in the contact opening.Type: ApplicationFiled: March 26, 2019Publication date: July 23, 2020Applicant: Powerchip Technology CorporationInventors: Hung-Kwei Liao, Chen-Chiang Liu, Kuo-Sheng Shih, Yung-Yao Shih, Ming-Tsung Hsu
-
Publication number: 20200219876Abstract: Provided is a semiconductor device including a substrate, an isolation structure, a barrier structure, a first conductive layer, a second conductive layer, a first gate dielectric layer, and a second gate dielectric layer. The substrate has a first region and a second region. The barrier structure is located on the isolation structure. The first conductive layer is located on the first region. The second conductive layer is located on the second region. The first gate dielectric layer is located between the first conductive layer and the substrate in the first region. The second gate dielectric layer is located between the second conductive layer and the substrate in the second region. The first gate dielectric layer and the second gate dielectric layer are separated by the isolation structure. A method of manufacturing the semiconductor device is also provided.Type: ApplicationFiled: March 19, 2019Publication date: July 9, 2020Applicant: Powerchip Technology CorporationInventors: Hung-Kwei Liao, Chen-Chiang Liu, Kuo-Sheng Shih, Yung-Yao Shih, Ming-Tsung Hsu
-
Patent number: 9437715Abstract: A manufacturing method of a non-volatile memory is provided. A tunneling dielectric layer, a first conductive pattern, and isolation structures are formed on a substrate. Using a first photoresist layer as a mask, the first conductive pattern is partially removed to form a first opening exposing the substrate. An insulating layer is formed to fill the first opening and cover the first conductive pattern and the isolation structures. Using a second photoresist layer shielding a portion of the first conductive pattern as a mask, the insulating layer surrounding the first conductive pattern is removed to form a patterned insulating layer having a second opening exposing a portion of the first conductive pattern. An inter-gate dielectric layer and a second conductive pattern are formed on the first conductive pattern to fill the second opening, the first conductive pattern forms a floating gate, and the second conductive pattern forms a control gate.Type: GrantFiled: April 28, 2015Date of Patent: September 6, 2016Assignee: Powerchip Technology CorporationInventors: Chih-Ping Chung, Ming-Yu Ho, Ming-Feng Chang, Hung-Kwei Liao
-
Publication number: 20160240631Abstract: A manufacturing method of a non-volatile memory is provided. A tunneling dielectric layer, a first conductive pattern, and isolation structures are formed on a substrate. Using a first photoresist layer as a mask, the first conductive pattern is partially removed to form a first opening exposing the substrate. An insulating layer is formed to fill the first opening and cover the first conductive pattern and the isolation structures. Using a second photoresist layer shielding a portion of the first conductive pattern as a mask, the insulating layer surrounding the first conductive pattern is removed to form a patterned insulating layer having a second opening exposing a portion of the first conductive pattern. An inter-gate dielectric layer and a second conductive pattern are formed on the first conductive pattern to fill the second opening, the first conductive pattern forms a floating gate, and the second conductive pattern forms a control gate.Type: ApplicationFiled: April 28, 2015Publication date: August 18, 2016Inventors: Chih-Ping Chung, Ming-Yu Ho, Ming-Feng Chang, Hung-Kwei Liao
-
Patent number: 7535050Abstract: A memory structure comprising a plurality of memory cells is described. Each memory cell comprises a substrate, a shallow trench isolation, a spacer, a tunnel oxide, and a floating gate. The shallow trench isolation in the substrate is used to define an active area. The spacer is at the sidewall of the shallow trench isolation and is higher than the shallow trench isolation. The tunnel oxide is on the active area. The floating gate is on the tunnel oxide.Type: GrantFiled: November 15, 2005Date of Patent: May 19, 2009Assignee: ProMos Technologies Inc.Inventors: Chih-Ping Chung, Chun-Nan Lin, Chung-Yi Chen, Hung-Kwei Liao
-
Patent number: 7485917Abstract: A split gate flash memory cell comprising a semiconductor substrate having a first insulating layer thereon and a floating gate with a first width is disclosed. The cell further comprises a second insulating layer, a control gate and a cap on the floating gate in sequence. The cap layer, the control gate and the second insulating layer have a same second width less than the first width. The cell also comprises a third insulating layer over the semiconductor substrate, the sidewalls of the control gate, the second insulating layer, the floating gate, and the first insulating layer. In addition, an erase gate formed on the third insulating layer is provided.Type: GrantFiled: March 28, 2006Date of Patent: February 3, 2009Assignee: Promos Technologies Inc.Inventors: Ching-Hung Fu, Hung-Kwei Liao, Chien-Chung Lu
-
Patent number: 7427569Abstract: A metal etching process is described. A substrate having a dielectric layer thereon is provided. An aluminum-copper alloy layer is formed on the dielectric layer. A hard mask layer is formed on the aluminum-copper alloy layer. A patterned photoresist layer is formed on the hard mask layer and then the hard mask layer is patterned. A thermal treatment process is performed. The thermal treatment process is carried out at a temperature of more than 300° C. for a period of at least 3 minutes. Thereafter, the aluminum-copper alloy layer is etched using the patterned hard mask layer as an etching mask. Due to the thermal treatment, the metal precipitate (CuAl2) within the aluminum-copper alloy layer is eliminated and hence the metal etching process is improved.Type: GrantFiled: February 23, 2006Date of Patent: September 23, 2008Assignee: ProMOS Technologies Inc.Inventors: Tza-Hao Wang, Jin-Yang Huang, Hung-Kwei Liao, Ming-Sheng Tung
-
Publication number: 20080102577Abstract: A method for preparing a trench capacitor structure first forms at least one trench in a substrate, and forms a buried bottom electrode on the lower outer surface of the trench. A dielectric layer is formed to cover an inner sidewall of the trench, and a plurality of deposition processes are then performed to form several polysilicon layers in the trench, wherein a process of introducing a gas containing dopants into the trench is performed at an interval of these deposition processes to diffuse the dopants into the polysilicon layers. Afterward, a planarization process and an anisotropic dry etching process are performed to remove a portion of the polysilicon layers from the top portion of the trench to form a top electrode in the lower portion of the trench. A collar insulation layer is then formed on the upper sidewall of the trench, and the collar insulation layer is used as an implanting mask to perform an implanting process to implant the dopants into the top electrode.Type: ApplicationFiled: November 28, 2006Publication date: May 1, 2008Applicant: PROMOS TECHNOLOGIES INC.Inventors: Su Chen Lai, Hung-Kwei Liao
-
Publication number: 20070166979Abstract: A metal etching process is described. A substrate having a dielectric layer thereon is provided. An aluminum-copper alloy layer is formed on the dielectric layer. A hard mask layer is formed on the aluminum-copper alloy layer. A patterned photoresist layer is formed on the hard mask layer and then the hard mask layer is patterned. A thermal treatment process is performed. The thermal treatment process is carried out at a temperature of more than 300° C. for a period of at least 3 minutes. Thereafter, the aluminum-copper alloy layer is etched using the patterned hard mask layer as an etching mask. Due to the thermal treatment, the metal precipitate (CuAl2) within the aluminum-copper alloy layer is eliminated and hence the metal etching process is improved.Type: ApplicationFiled: February 23, 2006Publication date: July 19, 2007Inventors: Tza-Hao Wang, Jin-Yang Huang, Hung-Kwei Liao, Ming-Sheng Tung
-
Publication number: 20070093024Abstract: A split gate flash memory cell comprising a semiconductor substrate having a first insulating layer thereon and a floating gate with a first width is disclosed. The cell further comprises a second insulating layer, a control gate and a cap on the floating gate in sequence. The cap layer, the control gate and the second insulating layer have a same second width less than the first width. The cell also comprises a third insulating layer over the semiconductor substrate, the sidewalls of the control gate, the second insulating layer, the floating gate, and the first insulating layer. In addition, an erase gate formed on the third insulating layer is provided.Type: ApplicationFiled: March 28, 2006Publication date: April 26, 2007Inventors: Ching-Hung Fu, Hung-Kwei Liao, Chien-Chung Lu