Patents by Inventor Huy Thong Nguyen
Huy Thong Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11652135Abstract: Embodiments described herein provide circuitry employing one or more inductors having an unconventional turn-ratio. The circuitry includes a primary inductor having a first length located on a first layer of an integrated circuit (IC). The circuitry further includes a secondary inductor having a second length located on a second layer of the IC different from the first layer, whereby the second length is greater than the first length, with a ratio between the first and the second lengths corresponding to a non-integer turn-ratio.Type: GrantFiled: January 22, 2020Date of Patent: May 16, 2023Assignee: Marvell International Ltd.Inventors: Huy Thong Nguyen, Poh Boon Leong, Juan Xie
-
Patent number: 10840959Abstract: According to one embodiment, a compact broadband radio frequency (RF) receiver circuit includes a low noise amplifier which includes a first amplifier stage, a second amplifier stage, an inter-stage network including a higher order filter network, where the inter-stage network is coupled between the first amplifier stage and the second amplifier stage, and a double resonance transformer network coupled to an output of the second amplifier stage. The RF receiver circuit includes a low pass filter and a mixer circuit coupled between the low noise amplifier and the low pass filter.Type: GrantFiled: May 15, 2018Date of Patent: November 17, 2020Assignees: SWIFTLINK TECHNOLOGIES INC., GEORGIA TECH RESEARCH CORPORATIONInventors: Huy Thong Nguyen, Taiyun Chi, Min-Yu Huang, Hua Wang, Thomas Chen
-
Patent number: 10574188Abstract: The disclosed technology includes device, systems, techniques, and methods for amplifying a complex modulated signal with a mixed-signal power amplifier. A mixed-signal power amplifier may include an input network for splitting an input signal to multiple signals with corresponding phase and amplitude offsets, a main power amplification path including at least an analog power amplifier for amplifying a first signal, one or more auxiliary power amplification paths including at least one digitally controlled analog power amplifier in each path for amplifying a second signal, and an output network for combining the two amplified signals. The main power amplification path and the auxiliary power amplification paths can operate together to achieve load modulation to enhance the overall power amplifier efficiency at power back-off mode and the overall power amplifier linearity. The disclosed technology further includes transmission systems incorporating the mixed-signal power amplifier.Type: GrantFiled: October 11, 2018Date of Patent: February 25, 2020Assignee: Georgia Tech Research CorporationInventors: Hua Wang, Fei Wang, Song Hu, Huy Thong Nguyen
-
Patent number: 10546914Abstract: Embodiments described herein provide circuitry employing one or more inductors having an unconventional turn-ratio. The circuitry includes a primary inductor having a first length located on a first layer of an integrated circuit (IC). The circuitry further includes a secondary inductor having a second length located on a second layer of the IC different from the first layer, whereby the second length is greater than the first length, with a ratio between the first and the second lengths corresponding to a non-integer turn-ratio.Type: GrantFiled: March 24, 2017Date of Patent: January 28, 2020Assignee: Marvell International Ltd.Inventors: Huy Thong Nguyen, Poh Boon Leong, Juan Xie
-
Publication number: 20190356348Abstract: According to one embodiment, a compact broadband radio frequency (RF) receiver circuit includes a low noise amplifier which includes a first amplifier stage, a second amplifier stage, an inter-stage network including a higher order filter network, where the inter-stage network is coupled between the first amplifier stage and the second amplifier stage, and a double resonance transformer network coupled to an output of the second amplifier stage. The RF receiver circuit includes a low pass filter and a mixer circuit coupled between the low noise amplifier and the low pass filter.Type: ApplicationFiled: May 15, 2018Publication date: November 21, 2019Inventors: Huy Thong NGUYEN, Taiyun CHI, Min-Yu HUANG, Hua WANG, Thomas CHEN
-
Publication number: 20190097586Abstract: The disclosed technology includes device, systems, techniques, and methods for amplifying a complex modulated signal with a mixed-signal power amplifier. A mixed-signal power amplifier may include an input network for splitting an input signal to multiple signals with corresponding phase and amplitude offsets, a main power amplification path including at least an analog power amplifier for amplifying a first signal, one or more auxiliary power amplification paths including at least one digitally controlled analog power amplifier in each path for amplifying a second signal, and an output network for combining the two amplified signals. The main power amplification path and the auxiliary power amplification paths can operate together to achieve load modulation to enhance the overall power amplifier efficiency at power back-off mode and the overall power amplifier linearity. The disclosed technology further includes transmission systems incorporating the mixed-signal power amplifier.Type: ApplicationFiled: October 11, 2018Publication date: March 28, 2019Inventors: Hua Wang, Song Hu, Fei Wang, Huy Thong Nguyen
-
Patent number: 10211786Abstract: The disclosed technology includes device, systems, techniques, and methods for amplifying a complex modulated signal with a mixed-signal power amplifier. A mixed-signal power amplifier may include an input network for splitting an input signal to multiple signals with corresponding phase and amplitude offsets, a main power amplification path including at least an analog power amplifier for amplifying a first signal, one or more auxiliary power amplification paths including at least one digitally controlled analog power amplifier in each path for amplifying a second signal, and an output network for combining the two amplified signals. The main power amplification path and the auxiliary power amplification paths can operate together to achieve load modulation to enhance the overall power amplifier efficiency at power back-off mode and the overall power amplifier linearity. The disclosed technology further includes transmission systems incorporating the mixed-signal power amplifier.Type: GrantFiled: July 14, 2017Date of Patent: February 19, 2019Assignee: Georgia Tech Research CorporationInventors: Hua Wang, Fei Wang, Song Hu, Huy Thong Nguyen
-
Publication number: 20180019711Abstract: The disclosed technology includes device, systems, techniques, and methods for amplifying a complex modulated signal with a mixed-signal power amplifier. A mixed-signal power amplifier may include an input network for splitting an input signal to multiple signals with corresponding phase and amplitude offsets, a main power amplification path including at least an analog power amplifier for amplifying a first signal, one or more auxiliary power amplification paths including at least one digitally controlled analog power amplifier in each path for amplifying a second signal, and an output network for combining the two amplified signals. The main power amplification path and the auxiliary power amplification paths can operate together to achieve load modulation to enhance the overall power amplifier efficiency at power back-off mode and the overall power amplifier linearity. The disclosed technology further includes transmission systems incorporating the mixed-signal power amplifier.Type: ApplicationFiled: July 14, 2017Publication date: January 18, 2018Inventors: Hua Wang, Fei Wang, Song Hu, Huy Thong Nguyen
-
Patent number: 9847291Abstract: A circuit including a die and an integrated passive device. The die includes a first substrate and at least one active device. The integrated passive device includes a first layer, a second substrate, a second layer and an inductance. The inductance includes vias, where the vias are implemented in the second substrate. The inductance is implemented on the first layer, the second substrate, and the second layer. A resistivity per unit area of the second substrate is greater than a resistivity per unit area of the first substrate. The third layer is disposed between the die and the integrated passive device. The third layer includes pillars, where the pillars respectively connect ends of the inductance to the at least one active device. The die, the integrated passive device and the third layer are disposed relative to each other to form a stack.Type: GrantFiled: February 20, 2015Date of Patent: December 19, 2017Assignee: Marvell World Trade Ltd.Inventors: Poh Boon Leong, Hou Xian Loo, Sehat Sutardja, Wei Ding, Huy Thong Nguyen
-
Patent number: 9647314Abstract: A directional coupler for a wireless communication device includes a first input port, a first output port, a second input port, a second output port, and a coupled port. The first input port and the first output port are respectively configured to receive and provide a first signal to be transmitted from the wireless communication device. The second input port and the second output port are respectively configured to receive and provide a second signal to be transmitted from the wireless communication device. A coupled port is configured to selectively provide a coupled signal corresponding to each of, in respective modes, the first signal and the second signal.Type: GrantFiled: May 7, 2015Date of Patent: May 9, 2017Assignee: Marvell International Ltd.Inventors: Huy Thong Nguyen, Poh Boon Leong, Xiaowei Zhong, Sun Shuo
-
Patent number: 9473185Abstract: An impedance matching circuit for a wireless communication device includes: a first node that receives a first impedance; a second node that is connected to an antenna having a second impedance; a first variable capacitor that is connected between the first node and a third node; a second variable capacitor that is connected between the third node and a reference potential; a first inductive element that is connected in parallel with the second variable capacitor between the third node and the reference potential; and a third variable capacitor and a second inductive element that are connected in series between the third node and the second node.Type: GrantFiled: April 3, 2015Date of Patent: October 18, 2016Assignee: Marvell World Trade LTD.Inventors: Huy Thong Nguyen, Poh Boon Leong, Xiaowei Zhong, Sun Shuo
-
Publication number: 20150364418Abstract: A circuit including: a die a first substrate and at least one active device; an integrated passive device including a first layer, a second substrate, a second layer and an inductance; and a third layer. The inductance includes vias and is an electrostatic discharge inductance. The vias are implemented in the second substrate. The inductance is implemented on the first layer, the second substrate, and the second layer. A resistivity per unit area of the second substrate is greater than a resistivity per unit area of the first substrate. The third layer is disposed between the die and the integrated passive device. The third layer includes pillars. The pillars respectively connect ends of the inductance to the at least one active device. The die, the integrated passive device and the third layer are disposed relative to each other to form a stack.Type: ApplicationFiled: August 25, 2015Publication date: December 17, 2015Inventors: Poh Boon Leong, Hou Xian Loo, Sehat Sutardja, Wei Ding, Huy Thong Nguyen, Xiaowei Zhong
-
Publication number: 20150288400Abstract: An impedance matching circuit for a wireless communication device includes: a first node that receives a first impedance; a second node that is connected to an antenna having a second impedance; a first variable capacitor that is connected between the first node and a third node; a second variable capacitor that is connected between the third node and a reference potential; a first inductive element that is connected in parallel with the second variable capacitor between the third node and the reference potential; and a third variable capacitor and a second inductive element that are connected in series between the third node and the second node.Type: ApplicationFiled: April 3, 2015Publication date: October 8, 2015Inventors: Huy Thong Nguyen, Poh Boon Leong, Xiaowei Zhong, Sun Shuo
-
Publication number: 20150289360Abstract: A circuit including a die and an integrated passive device. The die includes a first substrate and at least one active device. The integrated passive device includes a first layer, a second substrate, a second layer and an inductance. The inductance includes vias, where the vias are implemented in the second substrate. The inductance is implemented on the first layer, the second substrate, and the second layer. A resistivity per unit area of the second substrate is greater than a resistivity per unit area of the first substrate. The third layer is disposed between the die and the integrated passive device. The third layer includes pillars, where the pillars respectively connect ends of the inductance to the at least one active device. The die, the integrated passive device and the third layer are disposed relative to each other to form a stack.Type: ApplicationFiled: February 20, 2015Publication date: October 8, 2015Inventors: Poh Boon Leong, Hou Xian Loo, Sehat Sutardja, Wei Ding, Huy Thong Nguyen