Patents by Inventor Hyeonggeun Yu
Hyeonggeun Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250075052Abstract: The present disclosure relates to a network polymer and a manufacturing method thereof. An object of one aspect of the present invention is to provide a network polymer that can recover and recycle a key monomer from a polymer with excellent decomposability and is formed therefrom to have excellent mechanical and electrical properties, and a method of manufacturing the same. The network polymer according to one embodiment of the present invention is recycled from a polymer with excellent decomposability and thus is eco-friendly, and exhibits the effect of having excellent mechanical and electrical properties.Type: ApplicationFiled: December 28, 2023Publication date: March 6, 2025Inventors: Hae Jung SON, Hyunjung JIN, Kyuyeon KIM, Jinhyeong RHEE, Kyeongmin KIM, Eul-Yong SHIN, Hyeonggeun YU, Jai Kyeong KIM, Jin Young KIM
-
Publication number: 20240389378Abstract: A short wavelength infrared up-conversion device of one embodiment includes a first electrode connected to an anode, an OLED layer stacked on the first electrode and up-converting short-wavelength infrared ray incident through the first electrode into visible light, a blocking layer located between the first electrode and an infrared-sensitive thin film layer to prevent hole injection into the infrared-sensitive thin film layer, an infrared-sensitive thin film layer located between the blocking layer and the OLED layer, and injecting holes into the OLED layer from electron-hole pairs created by absorbing the short-wavelength infrared ray incident through the first electrode, and a transparent second electrode stacked on the OLED layer and connected to a cathode, wherein the first electrode includes a transparent electrode unit, and a reflective electrode unit that reflects visible light incident from the OLED layer to the first electrode toward the second electrode.Type: ApplicationFiled: May 17, 2024Publication date: November 21, 2024Applicant: UNIVERSITY-INDUSTRY COOPERATION GROUP OF KYUNG HEE UNIVERSITYInventors: Hyeonggeun YU, Min Chul SUH, Hae Jung SON, Ji Hun KIM, Jong Yun LEE
-
Patent number: 12062729Abstract: Provided is a see-through thin film solar cell module including a transparent substrate, a first back electrode deposited on a first surface of the transparent substrate, a second back electrode deposited on the first back electrode and including a MoSe2 layer, an absorber layer deposited on the second back electrode and including selenium (Se) or sulfur (S), and a laser scribing pattern formed by partially removing the absorber layer.Type: GrantFiled: November 25, 2021Date of Patent: August 13, 2024Assignee: KOREA INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Jeung-hyun Jeong, Gee Yeong Kim, Hyeonggeun Yu, Won Mok Kim, Hyunjae Lee
-
Publication number: 20230227473Abstract: The present disclosure relates to a ternary photoactive layer composition and an organic solar cell including the same. According to the present disclosure, excessive crystal growth and aggregation can be prevented during large-area coating of a photoactive layer, uniform morphology can be achieved without significant phase separation, an organic solar cell with superior photovoltaic cell characteristics can be realized, and superior performance may be maintained even after long-term exposure to heat by preventing the morphological change of the photoactive layer.Type: ApplicationFiled: August 9, 2022Publication date: July 20, 2023Applicant: KOREA INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Hae Jung SON, Sungmin PARK, So Hyun PARK, Hyunjung JIN, Hyeonggeun YU, Jai Kyeong KIM, Seongwon YOON
-
Patent number: 11411128Abstract: Provided is a method of manufacturing a high efficiency flexible thin film solar cell module including a see-thru pattern. The method of manufacturing a flexible thin film solar cell module includes: sequentially forming a light-absorbing layer, a first buffer layer, and a first transparent electrode layer on the release layer; forming a second buffer layer on the exposed bottom surface of the light-absorbing layer; forming a P2 scribing pattern by removing at least one portion of each of the first buffer layer, the light-absorbing layer, and the second buffer layer; forming a second transparent electrode layer on the second buffer layer and the first transparent electrode layer exposed by the P2 scribing pattern; and forming a P4 see-thru pattern by selectively removing at least one portion of the first buffer layer, the light-absorbing layer, the second buffer layer, and the second transparent electrode layer.Type: GrantFiled: October 14, 2020Date of Patent: August 9, 2022Assignee: KOREA INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Hyeonggeun Yu, Jeung-hyun Jeong, Won Mok Kim, Jong-Keuk Park, Eunpyung Choi
-
Publication number: 20220173262Abstract: Provided is a see-through thin film solar cell module including a transparent substrate, a first back electrode deposited on a first surface of the transparent substrate, a second back electrode deposited on the first back electrode and including a MoSe2 layer, an absorber layer deposited on the second back electrode and including selenium (Se) or sulfur (S), and a laser scribing pattern formed by partially removing the absorber layer.Type: ApplicationFiled: November 25, 2021Publication date: June 2, 2022Inventors: Jeung-hyun JEONG, Gee Yeong KIM, Hyeonggeun YU, Won Mok KIM, Hyunjae LEE
-
Publication number: 20210135029Abstract: Provided is a method of manufacturing a high efficiency flexible thin film solar cell module including a see-thru pattern. The method of manufacturing a flexible thin film solar cell module includes: sequentially forming a light-absorbing layer, a first buffer layer, and a first transparent electrode layer on the release layer; forming a second buffer layer on the exposed bottom surface of the light-absorbing layer; forming a P2 scribing pattern by removing at least one portion of each of the first buffer layer, the light-absorbing layer, and the second buffer layer; forming a second transparent electrode layer on the second buffer layer and the first transparent electrode layer exposed by the P2 scribing pattern; and forming a P4 see-thru pattern by selectively removing at least one portion of the first buffer layer, the light-absorbing layer, the second buffer layer, and the second transparent electrode layer.Type: ApplicationFiled: October 14, 2020Publication date: May 6, 2021Inventors: Hyeonggeun YU, Jeung-hyun JEONG, Won Mok KIM, JONG-KEUK PARK, Eunpyung CHOI
-
Publication number: 20210066569Abstract: An ultra-thin thermoelectric element having a thermoelectric effect includes an ultra-thin substrate, a thermal insulator formed on part of the substrate, and a plurality of active layers formed from a thermoelectric material over the substrate and the thermal insulator, wherein each of the plurality of active layers is connected by an electrode, and an electric current flows due to a temperature difference between the substrate and the thermal insulator.Type: ApplicationFiled: June 15, 2020Publication date: March 4, 2021Inventors: Jungjin YOON, Seongkwon HWANG, Junghwan KIM, Hyeonggeun YU, Seungjun CHUNG, Phillip LEE
-
Patent number: 10651407Abstract: A vertical field-effect transistor is provided, comprising a first electrode, a porous conductor layer formed from a layer of conductive material with a plurality of holes extending through the conductive material disposed therein, a dielectric layer between the first electrode and the porous conductor layer, a charge transport layer in contact with the porous conductor layer, and a second electrode electrically connected to the charge transport layer. A photoactive layer may be provided between the dielectric layer and the first electrode. A method of manufacturing a vertical field-effect transistor may also be provided, comprising forming a dielectric layer and depositing a conductor layer in contact with the dielectric layer, wherein one or more regions of the dielectric layer are masked during deposition such that the conductor layer includes a plurality of pores that extend through the conductor layer.Type: GrantFiled: September 9, 2016Date of Patent: May 12, 2020Assignees: Nanoholdings, LLC, University of Florida Research Foundation, IncorporatedInventors: Hyeonggeun Yu, Franky So, Do Young Kim, Bhabendra K. Pradhan
-
Patent number: 10483325Abstract: A photonic conversion device is provided, comprising a photoactive layer, a dielectric layer, a porous conductor layer, and an electron transport layer in contact with the porous conductor layer. A light emitting device may be in contact with the electron transport layer, forming a conversion device with gain. A method of manufacturing a photonic conversion device may also be provided, comprising forming a photoactive layer, forming a dielectric layer over the photoactive layer, and depositing a conductor layer in contact with the dielectric layer, wherein one or more regions of the dielectric layer are masked during deposition such that the conductor layer includes a plurality of pores that extend through the conductor layer.Type: GrantFiled: September 9, 2016Date of Patent: November 19, 2019Assignees: University of Florida Research Foundation, Incorporated, Nanoholdings, LLCInventors: Franky So, Do Young Kim, Hyeonggeun Yu, Bhabendra K. Pradhan
-
Publication number: 20190043925Abstract: A photonic conversion device is provided, comprising a photoactive layer, a dielectric layer, a porous conductor layer, and an electron transport layer in contact with the porous conductor layer. A light emitting device may be in contact with the electron transport layer, forming a conversion device with gain. A method of manufacturing a photonic conversion device may also be provided, comprising forming a photoactive layer, forming a dielectric layer over the photoactive layer, and depositing a conductor layer in contact with the dielectric layer, wherein one or more regions of the dielectric layer are masked during deposition such that the conductor layer includes a plurality of pores that extend through the conductor layer.Type: ApplicationFiled: September 9, 2016Publication date: February 7, 2019Applicants: University of Florida Research Foundation, Incorporated, Naoholdings, LLCInventors: Franky So, Do Young Kim, Hyeonggeun Yu, Bhabendra K. Pradhan
-
Publication number: 20180254419Abstract: A vertical field-effect transistor is provided, comprising a first electrode, a porous conductor layer formed from a layer of conductive material with a plurality of holes extending through the conductive material disposed therein, a dielectric layer between the first electrode and the porous conductor layer, a charge transport layer in contact with the porous conductor layer, and a second electrode electrically connected to the charge transport layer. A photoactive layer may be provided between the dielectric layer and the first electrode. A method of manufacturing a vertical field-effect transistor may also be provided, comprising forming a dielectric layer and depositing a conductor layer in contact with the dielectric layer, wherein one or more regions of the dielectric layer are masked during deposition such that the conductor layer includes a plurality of pores that extend through the conductor layer.Type: ApplicationFiled: September 9, 2016Publication date: September 6, 2018Applicants: University of Florida Research Foundation, Incorporated, Nanoholdings, LLCInventors: Hyeonggeun Yu, Franky So, Do Young Kim, Bhabendra K. Pradhan