Patents by Inventor HyeongNo Kim
HyeongNo Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110259840Abstract: A magazine rack suitable for holding, carrying, shipping or storing the semiconductor packages is provided. The magazine rack is designed with tiered support bars, so as to help secure the inserted packages in position and provide separation buffer.Type: ApplicationFiled: April 23, 2010Publication date: October 27, 2011Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Jeeyong Park, Baedoo Kim, Hyeongno Kim
-
Patent number: 7576415Abstract: An EMI shielded semiconductor package is provided. The package includes a substrate and a chip disposed on the substrate. The chip is electrically connected to the substrate by a plurality of bonding wires. At least one shielding conductive block is formed on the substrate and electrically connected to the ground trace of the substrate. A sealant is formed on the substrate and covers the chip, bonding wires and the shielding conductive block. The sealant has a side surface to expose a surface of the shielding conductive block. A layer of conductive film is formed on the outer surface of the sealant and covers the exposed surface of the shielding conductive block thereby shielding the chip from electromagnetic interference.Type: GrantFiled: June 15, 2007Date of Patent: August 18, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Sang Jin Cha, Hyeongno Kim
-
Patent number: 7566962Abstract: A semiconductor package structure and a method for manufacturing the same are disclosed. The semiconductor package structure includes a substrate, an interposer (such as a circuitry laminate), a metal layer formed on the interposer, a first chip and a second chip, wherein the interposer is disposed on the substrate and covers at least a portion of an opening of the substrate, thereby defining a space for receiving the first chip, and the second chip is disposed on the metal layer or the interposer. The metal layer is electrically connected to the substrate and grounded. The first chip is electrically connected to the substrate.Type: GrantFiled: December 26, 2006Date of Patent: July 28, 2009Assignee: Advanced Semiconductor Engineering Inc.Inventor: Hyeongno Kim
-
Publication number: 20090127682Abstract: A method of fabricating a chip package structure is provided. A metallic plate having a first surface, a second surface, and a first patterned metallic layer formed on the first surface thereof is provided. A half-etching process is performed to form first recesses on the first surface of the metallic plate, wherein leads are defined on the metallic plate by the first recesses. A first insulating material fills in each of the first recesses. A second patterned metallic layer is formed on the second surface of the metallic plate. A half-etching process is performed to form second recesses on the second surface of the metallic plate. The second recesses correspond to the first recesses, respectively, and expose the first insulating material inside the first recesses, such that the leads are electrically isolated from one another. A chip is placed on the metallic plate and electrically connected thereto.Type: ApplicationFiled: November 16, 2007Publication date: May 21, 2009Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Hyeongno Kim, Sung-Ho Youn
-
Publication number: 20080308912Abstract: An EMI shielded semiconductor package is provided. The package includes a substrate and a chip disposed on the substrate. The chip is electrically connected to the substrate by a plurality of bonding wires. At least one shielding conductive block is formed on the substrate and electrically connected to the ground trace of the substrate. A sealant is formed on the substrate and covers the chip, bonding wires and the shielding conductive block. The sealant has a side surface to expose a surface of the shielding conductive block. A layer of conductive film is formed on the outer surface of the sealant and covers the exposed surface of the shielding conductive block thereby shielding the chip from electromagnetic interference.Type: ApplicationFiled: June 15, 2007Publication date: December 18, 2008Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Sang Jin Cha, Hyeongno Kim
-
Publication number: 20080237821Abstract: A package structure and a manufacturing method thereof are provided. The package structure includes a substrate, a shielding plate, a first chip, a first sealant, a second chip and a second sealant. The substrate has a lower surface and an upper surface on which the shielding plate is disposed. The first chip disposed on the shielding plate is electrically connected to the substrate. The first sealant disposed on the upper surface encapsulates the shielding plate and the first chip. The second chip disposed on the lower surface is electrically connected to the substrate. The second sealant disposed on the lower surface encapsulates the second chip.Type: ApplicationFiled: March 28, 2007Publication date: October 2, 2008Inventors: Hyeongno Kim, Soo-Min Choi, Jae-Sun An, Young-Gue Lee, Sang-Jin Cha
-
Publication number: 20080237820Abstract: A package structure including a substrate, a shielding element, a chip, a sealant layer and a semiconductor device is provided. The substrate has a first surface and a second surface opposite to the first surface. The shielding element is disposed on the first surface. The chip is disposed on the shielding element and is electrically connected to the substrate. The sealant layer is disposed on the first surface, and encapsulates the chip and the shielding element. The semiconductor device is disposed on the second surface.Type: ApplicationFiled: March 28, 2007Publication date: October 2, 2008Inventors: Hyeongno Kim, Soo-Min Choi, Jae-Sun An, Young-Gue Lee, Sang-Jin Cha
-
Publication number: 20080197468Abstract: A package structure and a manufacturing method thereof are provided. The package structure includes a substrate, a first chip, a cap structure, a second chip and a sealant. The first chip is disposed in an opening of the substrate and is electrically connected to the substrate. The cap structure is disposed on the substrate corresponding to the first chip. The second chip is disposed on the cap structure and is electrically connected to the substrate. The sealant encapsulates the first chip, the cap structure and the second chip.Type: ApplicationFiled: February 15, 2007Publication date: August 21, 2008Inventors: Hyeongno Kim, Soo-Min Choi, Jae-Sun An, Young-Gue Lee, Sang-Jin Cha
-
Publication number: 20080150110Abstract: A semiconductor package structure and a method for manufacturing the same are disclosed. The semiconductor package structure includes a substrate, an interposer (such as a circuitry laminate), a metal layer formed on the interposer, a first chip and a second chip, wherein the interposer is disposed on the substrate and covers at least a portion of an opening of the substrate, thereby defining a space for receiving the first chip, and the second chip is disposed on the metal layer or the interposer. The metal layer is electrically connected to the substrate and grounded. The first chip is electrically connected to the substrate.Type: ApplicationFiled: December 26, 2006Publication date: June 26, 2008Inventor: Hyeongno Kim
-
Patent number: 7169651Abstract: A process for making a plurality of leadless packages is disclosed. Firstly, chips are attached onto a lead frame with a first metal layer formed thereon. After a wire bonding step and an encapsulating step are conducted, a portion of each lead of the lead frame is etched away to form a first connection pad and a second connection pad which are separated from each other but are still electrically connected to each other via the first metal layer therebetween. Then, a second metal layer is electroplated on the connection pads and the die pads by using the first metal layer as an electrical path. Finally, the first metal layer between the first connection pads and the second connection pads is removed, and a singulation step is conducted to complete the process. The present invention further provides a new lead frame design.Type: GrantFiled: August 11, 2004Date of Patent: January 30, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: HyungJun Park, HyeongNo Kim, SangBae Park, YongGil Lee, KyungSoo Rho, JunYoung Yang, JinHee Won
-
Patent number: 7087461Abstract: A process for making a plurality of leadless packages is disclosed. Firstly, chips are attached onto a lead frame with a first metal layer formed thereon. Each lead of the lead frame has a first portion, a second portion and a third portion connecting the first portion and the second portion, wherein the first metal layer is not provided on the third portion. After a wire bonding step and an encapsulating step are conducted, a second metal layer is selectively plated on the first portions and the second portions of the leads and the die pads exposed from the bottom of the molded product. Then, the third portion of each lead is selectively etched away such that the first portion and the second portion are electrically isolated from each other. Finally, a singulation step is conducted to complete the process. The present invention further provides a new lead frame design.Type: GrantFiled: August 11, 2004Date of Patent: August 8, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: HyungJun Park, HyeongNo Kim, SangBae Park, YongGil Lee, KyungSoo Rho, JunYoung Yang, JinHee Won
-
Publication number: 20060035414Abstract: A process for making a plurality of leadless packages is disclosed. Firstly, chips are attached onto a lead frame with a first metal layer formed thereon. After a wire bonding step and an encapsulating step are conducted, a portion of each lead of the lead frame is etched away to form a first connection pad and a second connection pad which are separated from each other but are still electrically connected to each other via the first metal layer therebetween. Then, a second metal layer is electroplated on the connection pads and the die pads by using the first metal layer as an electrical path. Finally, the first metal layer between the first connection pads and the second connection pads is removed, and a singulation step is conducted to complete the process. The present invention further provides a new lead frame design.Type: ApplicationFiled: August 11, 2004Publication date: February 16, 2006Inventors: HyungJun Park, HyeongNo Kim, SangBae Park, YongGil Lee, KyungSoo Rho, JunYoung Yang, JinHee Won
-
Publication number: 20020197826Abstract: A singulation method comprising: (a) providing a molded product including semiconductor chips attached and electrically coupled to an upper surface of a lead frame wherein a lower surface of the lead frame is exposed from the bottom of the molded product, the lead frame including a plurality of units in an array arrangement and cutting streets between the units, each unit having a die pad and leads arranged at the periphery of the die pad, a first metal layer formed on the entire lower surface of the lead frame except the cutting streets; (b) etching the lower surface of the lead frame with the first metal layer as mask such that the cutting streets are etched away to form a plurality of grooves; and (c) cutting the etched molded product along the grooves to obtain the leadless semiconductor packages.Type: ApplicationFiled: August 14, 2001Publication date: December 26, 2002Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Hyeongno Kim, Hyung Jun Park, Sangbae Park, Junhong Lee, Kun-A Kang, Bae Doo Kim
-
Patent number: 6489218Abstract: A singulation method comprising: (a) providing a molded product including semiconductor chips attached and electrically coupled to an upper surface of a lead frame wherein a lower surface of the lead frame is exposed from the bottom of the molded product, the lead frame including a plurality of units in an array arrangement and cutting streets between the units, each unit having a die pad and leads arranged at the periphery of the die pad, a first metal layer formed on the entire lower surface of the lead frame except the cutting streets; (b) etching the lower surface of the lead frame with the first metal layer as mask such that the cutting streets are etched away to form a plurality of grooves; and (c) cutting the etched molded product along the grooves to obtain the leadless semiconductor packages.Type: GrantFiled: August 14, 2001Date of Patent: December 3, 2002Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Hyeongno Kim, Hyung Jun Park, Sangbae Park, Junhong Lee, Kun-A Kang, Bae Doo Kim