Patents by Inventor Hynix Semiconductor Inc.
Hynix Semiconductor Inc. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130181266Abstract: In a method of fabricating a semiconductor device on a substrate having thereon a conductive layer, the conductive layer is patterned to form a plurality of opened regions. A gate insulation layer is formed on a side wall of each of the opened regions. A pillar pattern is formed in each opened region. On each pillar pattern, a gate electrode, which encloses the pillar pattern, is formed by removing the conductive layer between the pillar patterns.Type: ApplicationFiled: February 15, 2013Publication date: July 18, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130181761Abstract: An embodiment of an electronic device having a plurality of operative parameters is provided. The electronic device includes means for applying a plurality of trimming actions to each parameter for causing a corresponding correction of the parameter, for at least one reference parameter, means for measuring the reference parameter responsive to the application of at least part of the trimming actions, and means for forcing the application of the selected trimming action for the reference parameter. For each non-reference parameter different from the at least one reference parameter, the electronic device includes means for selecting one of the trimming actions for the non-reference parameter corresponding to the selected trimming action for the at least one reference parameter, and means for forcing the application of the selected trimming action for each non-reference parameter.Type: ApplicationFiled: March 8, 2013Publication date: July 18, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130178028Abstract: A semiconductor device having a vertical channel transistor and a method for manufacturing the same are provided. In the semiconductor device, a metal bit line is formed between vertical channel transistors, and the metal bit line is connected to only one of the vertical channel transistors through an asymmetric bit line contact. Through such a structure, the resistance of the bit line can be improved and the process margin for formation of the bit line can be secured.Type: ApplicationFiled: December 17, 2012Publication date: July 11, 2013Applicant: Hynix Semiconductor Inc.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130141976Abstract: A semiconductor memory apparatus comprises first and second memory blocks each comprising semiconductor elements coupled to first and second local line groups, a first switching circuit configured to couple a first global line group to the first local line group of the first memory block in response to a block selection signal, a second switching circuit configured to couple a second global line group to the second local line groups of the first and second memory blocks in response to the block selection signal, and a third switching circuit configured to couple the first global line group to the first local line group of the second memory block in response to the block selection signal.Type: ApplicationFiled: January 30, 2013Publication date: June 6, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130142002Abstract: A semiconductor memory apparatus comprises first and second memory blocks each comprising semiconductor elements coupled to first and second local line groups, a first switching circuit configured to couple a first global line group to the first local line group of the first memory block in response to a block selection signal, a second switching circuit configured to couple a second global line group to the second local line groups of the first and second memory blocks in response to the block selection signal, and a third switching circuit configured to couple the first global line group to the first local line group of the second memory block in response to the block selection signal.Type: ApplicationFiled: January 30, 2013Publication date: June 6, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130089976Abstract: The present invention provides a technology capable of improving an operation reliability of a semiconductor device. Particularly, a fuse material which constitutes the copper can be prevented from migrating being locked in the recesses or the grooves after a blowing process. A semiconductor device includes an insulating layer including a concave-convex-shaped upper part; and a fuse formed on the insulating layer.Type: ApplicationFiled: November 28, 2012Publication date: April 11, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130087919Abstract: A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip and contacting a second portion of a lower surface of the through-silicon via. When package units are stacked, the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are brought into contact with the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively. The stack package is lightweight and compact, and can form excellent electrical connections.Type: ApplicationFiled: November 27, 2012Publication date: April 11, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130087853Abstract: The present invention discloses a transistor having the saddle fin structure. The saddle fin transistor of the present invention has a structure in which a landing plug contact region, particularly, a landing plug contact region on an isolation layer is elevated such that the landing plug contact SAC (Self Aligned Contact) fail can be prevented.Type: ApplicationFiled: November 28, 2012Publication date: April 11, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130087847Abstract: Patterns of a nonvolatile memory device include a semiconductor substrate that defines active regions extending in a longitudinal direction, an isolation structure formed between the active regions, a tunnel insulating layer formed on the active regions, a charge trap layer formed on the tunnel insulating layer, a first dielectric layer formed on the charge trap layer and the isolation structure, wherein the first dielectric layers is extended along a lateral direction, a control gate layer formed on the first dielectric layer, wherein the control gate layer is extended along the lateral direction, and a second dielectric layer formed on a sidewall of the control gate layer along the lateral direction and coupled to the first dielectric layer.Type: ApplicationFiled: October 19, 2012Publication date: April 11, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130083616Abstract: A temperature detection circuit of a semiconductor memory apparatus includes a fixed period oscillator, a temperature variable signal generating unit and a counting unit. The oscillator is configured to generate a fixed period oscillator signal when an enable signal is enabled. The temperature variable signal generating unit is configured to generate a temperature variable signal whose enable interval varies based on temperature variations, when the enable signal is enabled. The counting unit is configured to count the oscillator signal during the enable interval of the temperature variable signal to generate a temperature information signal.Type: ApplicationFiled: October 31, 2012Publication date: April 4, 2013Applicant: Hynix Semiconductor Inc.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130077373Abstract: In a method of operating a nonvolatile memory device, at least one among memory cell blocks of the nonvolatile memory device is designated as a content addressable memory (CAM) block which includes a plurality of CAM cells coupled to respective word lines of the nonvolatile memory device. Chip information for operations of the nonvolatile memory device is stored in the CAM cells which are coupled to a selected word line, whereas the remaining CAM cells of the CAM block are in an erased state.Type: ApplicationFiled: November 21, 2012Publication date: March 28, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130078794Abstract: There is provided a charge trap type non-volatile memory device and a method for fabricating the same, the charge trap type non-volatile memory device including: a tunnel insulation layer formed over a substrate; a charge trap layer formed over the tunnel insulation layer, the charge trap layer including a charge trap polysilicon thin layer and a charge trap nitride-based layer; a charge barrier layer formed over the charge trap layer; a gate electrode formed over the charge barrier layer; and an oxide-based spacer formed over sidewalls of the charge trap layer and provided to isolate the charge trap layer.Type: ApplicationFiled: November 20, 2012Publication date: March 28, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130071778Abstract: An extreme ultraviolet (EUV) mask includes a quartz substrate including an absorption region and a reflection region, first and second multi-layered thin films formed on the quartz substrate, and a structure pattern disposed between the first and second multi-layered thin films.Type: ApplicationFiled: November 12, 2012Publication date: March 21, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130071985Abstract: A phase change memory device capable of reducing disturbances between adjacent PRAM memory cells and a fabrication method are presented. The phase change memory device includes word lines, heating electrodes, an interlayer insulating layer, and a phase change lines. The word lines are formed on a semiconductor substrate and extend in parallel with a constant space. The heating electrodes are electrically connected to the plurality of word lines. The interlayer insulating layer insulates the heating electrodes. The phase change lines extend in a direction orthogonal to the word line and are electrically connected to the heating electrodes. Curves are formed on a surface of the interlayer insulating layer between the word lines such that the effective length of the phase change layer between adjacent heating electrodes is larger than the physical distance between the adjacent heating electrodes.Type: ApplicationFiled: November 14, 2012Publication date: March 21, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hynix Semiconductor Inc.
-
Publication number: 20130059237Abstract: A photomask for extreme ultraviolet (EUV) lithography includes: a substrate; a reflection layer disposed over the substrate and reflecting EUV light incident thereto; and an absorber layer pattern disposed over the reflection layer to expose a portion of the reflection layer and comprising a material having an extinction coefficient (k) to EUV radiation higher than that tantalum (Ta).Type: ApplicationFiled: October 12, 2012Publication date: March 7, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130052788Abstract: A semiconductor device having a reduced bit line parasitic capacitance and a method of making same is presented. The semiconductor device includes a first, second, third, and fourth interlayer dielectric layers, first and second bit lines, first and second landing plug and first and second storage node contacts. An optional capacitor may be added to complete a CMOS configuration for the semiconductor device. The storage node contacts traverse through the interlayer dielectric layer and are electrically coupled to their respective landing plug contacts. The storage node contacts are deliberately offset, relative to the center of the corresponding landing plug contacts, at a predetermined distance in a direction away from the first bit line. This offsetting aids reducing the parasitic capacitance between the bit line and a storage node.Type: ApplicationFiled: October 26, 2012Publication date: February 28, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130040425Abstract: A spiral staircase shaped stacked semiconductor package is presented. The package includes a semiconductor chip module, a substrate and connection members. The semiconductor chip module includes at least two semiconductor chips which have chip selection pads and through-electrodes. The semiconductor chips are stacked such that the chip selection pads are exposed and the through-electrodes of the stacked semiconductor chips are electrically connected to one another. The substrate has the semiconductor chip module mounted thereto and has connection pads. The connection members electrically connect the chip selection pads to respective connection pads.Type: ApplicationFiled: October 2, 2012Publication date: February 14, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130032879Abstract: A semiconductor device and a method for forming the same are disclosed. The semiconductor device includes vertical pillars formed by etching a semiconductor substrate and junction regions which are located among the neighboring vertical pillars and spaced apart from one another in a zigzag pattern. As a result, the semiconductor device easily guarantees an electrical passage between the semiconductor substrate and the vertical pillars, such that it substantially prevents the floating phenomenon from being generated, resulting in the prevention of deterioration of the semiconductor device.Type: ApplicationFiled: October 11, 2012Publication date: February 7, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130033949Abstract: The data control circuit includes an input/output line and a driver. The input/output line precharging circuit precharges a global input/output line to a predetermined voltage when either a reading operation or a writing operation is inoperative. The driver includes a number of MOS transistors and drives the global input/output line in response to receiving data from a local input/output line and a complementary local input/output line during the reading operation.Type: ApplicationFiled: September 27, 2012Publication date: February 7, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Publication number: 20130026651Abstract: A semiconductor package includes a substrate having a substrate body possessing a first region, a second region which is defined around the first region and a third region which is defined around the second region. Wiring lines are placed on the substrate body, and the wiring lines have first ends that extend to the third region. Connection patterns are placed in the third region and are electrically connected to the first ends of the wiring lines. A to semiconductor chip is disposed in the first region and is electrically connected to the respective wiring lines, and a molding member is disposed in the first and second regions and covers the semiconductor chip.Type: ApplicationFiled: September 28, 2012Publication date: January 31, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.