Patents by Inventor Ian P. Stobert
Ian P. Stobert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9690898Abstract: Candidate layout patterns can be generated using a generative model trained based on known data, such as historical hot spot data, features extraction, and geometrical primitives. The generative model can be sampled to obtain candidate layouts that can be ranked and repaired using error optimization, design rule checking, optical proximity checking, and other methods to ensure that resulting candidates are manufacturable.Type: GrantFiled: June 25, 2015Date of Patent: June 27, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Ioana C. Graur, Ian P. Stobert, Dmitry A. Vengertsev
-
Publication number: 20160378902Abstract: Candidate layout patterns can be generated using a generative model trained based on known data, such as historical hot spot data, features extraction, and geometrical primitives. The generative model can be sampled to obtain candidate layouts that can be ranked and repaired using error optimization, design rule checking, optical proximity checking, and other methods to ensure that resulting candidates are manufacturable.Type: ApplicationFiled: June 25, 2015Publication date: December 29, 2016Inventors: Ioana C. Graur, Ian P. Stobert, Dmitry A. Vengertsev
-
Patent number: 9311442Abstract: Various embodiments include computer-implemented methods, computer program products and systems for verifying an integrated circuit (IC) layout. In some cases, approaches include a computer-implemented method of verifying an IC layout, the method including: obtaining data about a process variation band for at least one physical feature in the IC layout; determining voltage-based process variation band thresholds for the at least one physical feature in the IC layout; determining whether the process variation band for the at least one physical feature in the IC layout meets design specifications for the IC layout based upon the voltage-based process variation band thresholds for the at least one physical feature in the IC layout; and modifying the IC layout in response to a determination that the process variation band for the at least one physical feature does not meet the design specifications.Type: GrantFiled: April 25, 2014Date of Patent: April 12, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Shayak Banerjee, James A. Culp, Ian P. Stobert
-
Patent number: 9311443Abstract: Apparatus, method and computer program product for reducing overlay errors during a semiconductor photolithographic mask design process flow. The method obtains data representing density characteristics of a photo mask layout design; predicts stress induced displacements based on said obtained density characteristics data; and corrects the mask layout design data by specifying shift movement of individual photo mask design shapes to pre-compensate for predicted displacements. To obtain data representing density characteristics, the method merges pieces of data that are combined to make a photo mask to obtain a full reticle field data set. The merge includes a merge of data representing density characteristic driven stress effects. The density characteristics data for the merged reticle data are then computed.Type: GrantFiled: June 17, 2014Date of Patent: April 12, 2016Inventors: Dureseti Chidambarrao, James A. Culp, Paul C. Parries, Ian P. Stobert
-
Publication number: 20150363536Abstract: Apparatus, method and computer program product for reducing overlay errors during a semiconductor photolithographic mask design process flow. The method obtains data representing density characteristics of a photo mask layout design; predicts stress induced displacements based on said obtained density characteristics data; and corrects the mask layout design data by specifying shift movement of individual photo mask design shapes to pre-compensate for predicted displacements. To obtain data representing density characteristics, the method merges pieces of data that are combined to make a photo mask to obtain a full reticle field data set. The merge includes a merge of data representing density characteristic driven stress effects. The density characteristics data for the merged reticle data are then computed.Type: ApplicationFiled: June 17, 2014Publication date: December 17, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dureseti Chidambarrao, James A. Culp, Paul C. Parries, Ian P. Stobert
-
Publication number: 20150310155Abstract: Various embodiments include computer-implemented methods, computer program products and systems for verifying an integrated circuit (IC) layout. In some cases, approaches include a computer-implemented method of verifying an IC layout, the method including: obtaining data about a process variation band for at least one physical feature in the IC layout; determining voltage-based process variation band thresholds for the at least one physical feature in the IC layout; determining whether the process variation band for the at least one physical feature in the IC layout meets design specifications for the IC layout based upon the voltage-based process variation band thresholds for the at least one physical feature in the IC layout; and modifying the IC layout in response to a determination that the process variation band for the at least one physical feature does not meet the design specifications.Type: ApplicationFiled: April 25, 2014Publication date: October 29, 2015Applicant: International Business Machines CorporationInventors: Shayak Banerjee, James A. Culp, Ian P. Stobert
-
Patent number: 9058457Abstract: A method of determining focal planes during a photolithographic exposure of a wafer surface is provided. The method may include receiving data corresponding to a surface topography of the wafer surface and determining, based on the received data corresponding to the surface topography, a plurality of regions having substantially different topographies. Reticle design data is received for exposure on the wafer surface, whereby, from the received reticle design data, reticle design data subsets that are each allocated to a corresponding one of the determined plurality of regions are generated. A best fit focal plane is then generated for each of the determined plurality of regions.Type: GrantFiled: November 19, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Stephen E. Greco, Ian P. Stobert, Rasit O. Topaloglu
-
Publication number: 20150143305Abstract: A method of determining focal planes during a photolithographic exposure of a wafer surface is provided. The method may include receiving data corresponding to a surface topography of the wafer surface and determining, based on the received data corresponding to the surface topography, a plurality of regions having substantially different topographies. Reticle design data is received for exposure on the wafer surface, whereby, from the received reticle design data, reticle design data subsets that are each allocated to a corresponding one of the determined plurality of regions are generated. A best fit focal plane is then generated for each of the determined plurality of regions.Type: ApplicationFiled: November 19, 2013Publication date: May 21, 2015Applicant: International Business Machines CorporationInventors: Stephen E. Greco, Ian P. Stobert, Rasit O. Topaloglu
-
Publication number: 20140297223Abstract: Various embodiments provide systems, computer program products and computer implemented methods. In some embodiments, the system includes a method of determining a characteristic of an optical mask. The method including: generating a first set of electromagnetic field (EMF) simulation data about the optical mask, using a first set of simulation criteria; determining a first correlation between optical metrology data about the optical mask and the first set of EMF simulation data; and determining the characteristic of the optical mask based upon the first correlation between the optical metrology data and the first set of EMF simulation data.Type: ApplicationFiled: April 1, 2013Publication date: October 2, 2014Inventors: Michael S. Hibbs, Ian P. Stobert, Jaione Tirapu-Azpiroz
-
Patent number: 8627245Abstract: In various embodiments, a method of designing an integrated circuit (IC) layout for a multiple patterning layout fill process includes: providing a pre-characterized mask tile library including a plurality of distinct mask tiles each having a distinct mask density on a plurality of distinct exposures each associated with a patterning process in the multiple patterning process; determining a density of a mask group in a first layout window in the IC layout, the first layout window including an open space unfilled by the mask group; and selecting a set of mask tiles from the plurality of distinct mask tiles to fill a portion of the open space, the selecting based upon the determined density of the mask group in the first layout window and the distinct mask density of the selected set of mask tiles on the plurality of distinct exposures.Type: GrantFiled: August 28, 2012Date of Patent: January 7, 2014Assignee: International Business Machines CorporationInventors: Shayak Banerjee, Lars W. Liebmann, Ian P. Stobert
-
Patent number: 8015511Abstract: Embodiments of the present invention provide a method for making mask shape adjustment The method includes creating a first mask shape; identifying one or more mask segments of the first mask shape as candidate mask segments of needing segment adjustment; applying an optical proximity correction (OPC) process to the first mask shape, the OPC process identifying at least one of the candidate mask segments as a constrained mask segment; applying a rotational adjustment to the constrained mask segment; and creating a second mask shape having the constrained mask segment being rotationally adjusted. A system and a machine-readable medium for performing the above method are also provided.Type: GrantFiled: January 5, 2009Date of Patent: September 6, 2011Assignees: International Business Machines Corporation, InfineonTechnologies North America CorporationInventors: Azalia Krasnoperova, Ian P Stobert, Klaus Herold
-
Patent number: 7844938Abstract: A solution for performing a data correction on a hierarchical integrated circuit layout is provided. A method includes: receiving a CD compensation map for the long range critical dimension variation prior to the data correction; grouping compensation amounts of the CD compensation into multiple compensation ranges; generating multiple target layers corresponding to the multiple compensation ranges; super-imposing a region of the CD compensation map having a compensation amount falling into a compensation range over a respective target layer to generate a target shape; performing the data correction on the layout to generate a data corrected layout; performing the data correction on the target shape separately to generate a data corrected target shape; and combining the data corrected layout and the data corrected target shape based on the CD compensation map.Type: GrantFiled: April 25, 2008Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Alan E. Rosenbluth, Ian P. Stobert
-
Publication number: 20100175041Abstract: Embodiments of the present invention provide a method for making mask shape adjustment The method includes creating a first mask shape; identifying one or more mask segments of the first mask shape as candidate mask segments of needing segment adjustment; applying an optical proximity correction (OPC) process to the first mask shape, the OPC process identifying at least one of the candidate mask segments as a constrained mask segment; applying a rotational adjustment to the constrained mask segment; and creating a second mask shape having the constrained mask segment being rotationally adjusted. A system and a machine-readable medium for performing the above method are also provided.Type: ApplicationFiled: January 5, 2009Publication date: July 8, 2010Applicants: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Azalia Krasnoperova, Ian P. Stobert, Klaus Herold
-
Publication number: 20090271757Abstract: A solution for performing a data correction on a hierarchical integrated circuit layout is provided. A method includes: receiving a CD compensation map for the long range critical dimension variation prior to the data correction; grouping compensation amounts of the CD compensation into multiple compensation ranges; generating multiple target layers corresponding to the multiple compensation ranges; super-imposing a region of the CD compensation map having a compensation amount falling into a compensation range over a respective target layer to generate a target shape; performing the data correction on the layout to generate a data corrected layout; performing the data correction on the target shape separately to generate a data corrected target shape; and combining the data corrected layout and the data corrected target shape based on the CD compensation map.Type: ApplicationFiled: April 25, 2008Publication date: October 29, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alan E. Rosenbluth, Ian P. Stobert
-
Patent number: 7380233Abstract: An integrated circuit (IC) design method for use as a design and/or manufacturing tool for designing and/or manufacturing integrated circuitry (110). The method utilizes one or more library element (150A-F) to provide a flexible modeling template. Each library element includes one or more module ports (160A-F) each for accepting any one of a plurality of device modules (170). The device modules are logical representations of corresponding respective portions of the integrated circuitry. For any given module port, the corresponding device modules may be interchanged essentially without additional integrated circuitry design changes.Type: GrantFiled: August 31, 2005Date of Patent: May 27, 2008Assignee: International Business Machines CorporationInventors: Jeanne P. Bickford, Steven M. Fox, Donald J. Hathaway, Ian P. Stobert