Patents by Inventor Ilsu Han
Ilsu Han has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150278087Abstract: An operation method of a storage device includes receiving a request; performing an operation corresponding to the received request; generating response data corresponding to the performed operation wherein the response data includes information on the performed operation; and outputting the response data. Status information is added to and output with the response data, wherein the status information includes information on a status of the storage device.Type: ApplicationFiled: November 14, 2014Publication date: October 1, 2015Inventors: ILSU HAN, HeeChang Cho
-
Publication number: 20150193159Abstract: A storage device includes a memory controller configured to generate mapping information between a plurality of physical partitions and a plurality of logical partitions based on a partition generation signal, the plurality of physical partitions respectively allocated to different physical areas, the plurality of logical partitions respectively mapped with the plurality of physical partitions; and a nonvolatile semiconductor memory including a memory area divided into the plurality of physical partitions based on the generated mapping information, wherein the memory controller is configured such that the plurality of logical partitions respectively mapped with the plurality of physical partitions is uniquely determined by the memory controller based on the generated mapping information, until a partition clearance signal is provided.Type: ApplicationFiled: October 2, 2014Publication date: July 9, 2015Inventors: KeunSoo JO, HeeChang CHO, Ilsu HAN
-
Patent number: 9076666Abstract: Methods of depositing III-nitride semiconductor materials on substrates include depositing a layer of III-nitride semi-conductor material on a surface of a substrate in a nucleation HVPE process stage to form a nucleation layer having a microstructure comprising at least some amorphous III-nitride semiconductor material. The nucleation layer may be annealed to form crystalline islands of epitaxial nucleation material on the surface of the substrate. The islands of epitaxial nucleation material may be grown and coalesced in a coalescence HVPE process stage to form a nucleation template layer of the epitaxial nucleation material. The nucleation template layer may at least substantially cover the surface of the substrate. Additional III-nitride semiconductor material may be deposited over the nucleation template layer of the epitaxial nucleation material in an additional HVPE process stage. Final and intermediate structures comprising III-nitride semiconductor material are formed by such methods.Type: GrantFiled: November 23, 2011Date of Patent: July 7, 2015Assignees: SOITEC, Arizona Board of Regents For and On Behalf Arizona State UniversityInventors: Chantal Arena, Ronald Thomas Bertram, Jr., Ed Lindow, Subhash Mahajan, Ilsu Han
-
Publication number: 20140217553Abstract: Methods of depositing III-nitride semiconductor materials on substrates include depositing a layer of III-nitride semiconductor material on a surface of a substrate in a nucleation HVPE process stage to form a nucleation layer having a microstructure comprising at least some amorphous III-nitride semiconductor material. The nucleation layer may be annealed to form crystalline islands of epitaxial nucleation material on the surface of the substrate. The islands of epitaxial nucleation material may be grown and coalesced in a coalescence HVPE process stage to form a nucleation template layer of the epitaxial nucleation material. The nucleation template layer may at least substantially cover the surface of the substrate. Additional III-nitride semiconductor material may be deposited over the nucleation template layer of the epitaxial nucleation material in an additional HVPE process stage. Final and intermediate structures comprising III-nitride semiconductor material are formed by such methods.Type: ApplicationFiled: November 23, 2011Publication date: August 7, 2014Applicants: ARIZONA BOARD OF REGENTS FOR AND ON BEHALF OF ARIZONA STATE UNIVERSITY, SoitecInventors: Chantal Arena, Ronald Thomas Bertram, JR., Ed Lindow, Subhash Mahajan, Ilsu Han
-
Patent number: 8574968Abstract: This invention provides methods for fabricating substantially continuous layers of a group III nitride semiconductor material having low defect densities and optionally having a selected crystal polarity. The methods include epitaxial growth nucleating and/or seeding on the upper portions of a plurality of pillars/islands of a group III nitride material that are irregularly arranged on a template structure. The upper portions of the islands have low defect densities and optionally have a selected crystal polarity. The invention also includes template structures having a substantially continuous layer of a masking material through which emerge upper portions of the pillars/islands. The invention also includes such template structures. The invention can be applied to a wide range of semiconductor materials, both elemental semiconductors, e.g., combinations of Si (silicon) with strained Si (sSi) and/or Ge (germanium), and compound semiconductors, e.g.Type: GrantFiled: July 25, 2008Date of Patent: November 5, 2013Assignees: Soitec, Arizona Board of Regents for and on Behalf of Arizona State UniversityInventors: Chantal Arena, Christiaan J. Werkhoven, Ronald Thomas Bertram, Jr., Ed Lindow, Subhash Mahajan, Ranjan Datta, Rahul Ajay Trivedi, Ilsu Han
-
Patent number: 8329565Abstract: Methods which can be applied during the epitaxial growth of semiconductor structures and layers of III-nitride materials so that the qualities of successive layers are successively improved. An intermediate epitaxial layer is grown on an initial surface so that growth pits form at surface dislocations present in the initial surface. A following layer is then grown on the intermediate layer according to the known phenomena of epitaxial lateral overgrowth so it extends laterally and encloses at least the agglomerations of intersecting growth pits. Preferably, prior to growing the following layer, a discontinuous film of a dielectric material is deposited so that the dielectric material deposits discontinuously so as to reduce the number of dislocations in the laterally growing material. The methods of the invention can be performed multiple times to the same structure. Also, semiconductor structures fabricated by these methods.Type: GrantFiled: May 12, 2011Date of Patent: December 11, 2012Assignees: Soitec, Arizona Board of Regents for and on Behalf of Arizona State UniversityInventors: Chantal Arena, Ilsu Han
-
Patent number: 8236593Abstract: The invention provides methods which can be applied during the epitaxial growth of two or more layers of semiconductor materials so that the qualities of successive layer are successively improved. In preferred embodiments, surface defects present in one epitaxial layer are capped with a masking material. A following layer is then grown so it extends laterally above the caps according to the known phenomena of epitaxial lateral overgrowth. The methods of the invention can be repeated by capping surface defects in the following layer and then epitaxially growing a second following layer according to ELO. The invention also includes semiconductor structures fabricated by these methods.Type: GrantFiled: May 14, 2008Date of Patent: August 7, 2012Assignees: Soitec, Arizona Board of Regents for and on Behalf of Arizona State UniversityInventors: Chantal Arena, Subhash Mahajan, Ilsu Han
-
Publication number: 20110212603Abstract: Methods which can be applied during the epitaxial growth of semiconductor structures and layers of III-nitride materials so that the qualities of successive layers are successively improved. An intermediate epitaxial layer is grown on an initial surface so that growth pits form at surface dislocations present in the initial surface. A following layer is then grown on the intermediate layer according to the known phenomena of epitaxial lateral overgrowth so it extends laterally and encloses at least the agglomerations of intersecting growth pits. Preferably, prior to growing the following layer, a discontinuous film of a dielectric material is deposited so that the dielectric material deposits discontinuously so as to reduce the number of dislocations in the laterally growing material. The methods of the invention can be performed multiple times to the same structure. Also, semiconductor structures fabricated by these methods.Type: ApplicationFiled: May 12, 2011Publication date: September 1, 2011Inventors: Chantal Arena, Ilsu Han
-
Publication number: 20100133548Abstract: The invention provides methods which can be applied during the epitaxial growth of two or more layers of semiconductor materials so that the qualities of successive layer are successively improved. In preferred embodiments, surface defects present in one epitaxial layer are capped with a masking material. A following layer is then grown so it extends laterally above the caps according to the known phenomena of epitaxial lateral overgrowth. The methods of the invention can be repeated by capping surface defects in the following layer and then epitaxially growing a second following layer according to ELO. The invention also includes semiconductor structures fabricated by these methods.Type: ApplicationFiled: May 14, 2008Publication date: June 3, 2010Inventors: Chantal Arena, Subhash Mahajan, Ilsu Han
-
Publication number: 20090098343Abstract: This invention provides methods for fabricating substantially continuous layers of a group III nitride semiconductor material having low defect densities and optionally having a selected crystal polarity. The methods include epitaxial growth nucleating and/or seeding on the upper portions of a plurality of pillars/islands of a group III nitride material that are irregularly arranged on a template structure. The upper portions of the islands have low defect densities and optionally have a selected crystal polarity. The invention also includes template structures having a substantially continuous layer of a masking material through which emerge upper portions of the pillars/islands. The invention also includes such template structures. The invention can be applied to a wide range of semiconductor materials, both elemental semiconductors, e.g., combinations of Si (silicon) with strained Si (sSi) and/or Ge (germanium), and compound semiconductors, e.g.Type: ApplicationFiled: July 25, 2008Publication date: April 16, 2009Inventors: Chantal ARENA, Christiaan J. Werkhoven, Ronald Thomas Bertram, JR., Ed Lidow, Subhash Mahajan, Ranjan Datta, Rahul Ajay Trivedi, Ilsu Han