Patents by Inventor Ilbok Lee
Ilbok Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230207487Abstract: A semiconductor package including a substrate including, at an upper surface thereof, an inner area and an edge area surrounding the inner area, a chip set on the inner area of the substrate, a stiffener set on the edge area of the substrate, the stiffener set including a plurality of stiffeners spaced apart from one another, and an adhesive member attaching the plurality of stiffeners to the substrate may be provided.Type: ApplicationFiled: July 28, 2022Publication date: June 29, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jinhyun KANG, Haejung YU, Soohyun NAM, Ilbok LEE
-
Patent number: 9509324Abstract: An integrated circuit frequency generator is disclosed. In some embodiments, the frequency generator comprises an electronic oscillator configured to generate an oscillator frequency and calibration circuitry configured to periodically calibrate the electronic oscillator with respect to a reference frequency source. When a primary power source is unavailable, an output frequency is generated from the oscillator frequency, and the reference frequency source is powered-on only during calibration cycles.Type: GrantFiled: May 29, 2015Date of Patent: November 29, 2016Assignee: Silego Technology, Inc.Inventors: John Othniel McDonald, Crist Y. Lu, Ilbok Lee
-
Publication number: 20150288372Abstract: An integrated circuit frequency generator is disclosed. In some embodiments, the frequency generator comprises an electronic oscillator configured to generate an oscillator frequency and calibration circuitry configured to periodically calibrate the electronic oscillator with respect to a reference frequency source. When a primary power source is unavailable, an output frequency is generated from the oscillator frequency, and the reference frequency source is powered-on only during calibration cycles.Type: ApplicationFiled: May 29, 2015Publication date: October 8, 2015Inventors: John Othniel McDonald, Crist Y. Lu, Ilbok Lee
-
Patent number: 9077353Abstract: An integrated circuit frequency generator is disclosed. In some embodiments, the frequency generator comprises an electronic oscillator configured to generate an oscillator frequency and calibration circuitry configured to periodically calibrate the electronic oscillator with respect to a reference frequency source. When a primary power source is unavailable, an output frequency is generated from the oscillator frequency, and the reference frequency source is powered-on only during calibration cycles.Type: GrantFiled: April 23, 2012Date of Patent: July 7, 2015Assignee: Silego Technology, Inc.Inventors: John Othniel McDonald, Crist Y. Lu, Ilbok Lee
-
Patent number: 8412385Abstract: Communicating a power control feedback signal from a system is disclosed. In some embodiments, upon determining how to control input power which may be based at least in part, for example, on an in situ measurement of an operating condition in an operating environment, an appropriate symbol is constructed based upon the determination and is transmitted on a single line. In some embodiments, the single line corresponds to the reference voltage of an associated power supply.Type: GrantFiled: August 5, 2010Date of Patent: April 2, 2013Assignee: Silego Technology, Inc.Inventors: Thomas D. Brumett, Jr., Ian Chen, Ilbok Lee, Marcelo Martinez
-
Publication number: 20120293269Abstract: An integrated circuit frequency generator is disclosed. In some embodiments, the frequency generator comprises an electronic oscillator configured to generate an oscillator frequency and calibration circuitry configured to periodically calibrate the electronic oscillator with respect to a reference frequency source. When a primary power source is unavailable, an output frequency is generated from the oscillator frequency, and the reference frequency source is powered-on only during calibration cycles.Type: ApplicationFiled: April 23, 2012Publication date: November 22, 2012Applicant: SILEGO TECHNOLOGY, INC.Inventors: John Othniel McDonald, Crist Y. Lu, Ilbok Lee
-
Patent number: 8183937Abstract: An integrated circuit frequency generator is disclosed. In some embodiments, the frequency generator comprises an electronic oscillator configured to generate an oscillator frequency and calibration circuitry configured to periodically calibrate the electronic oscillator with respect to a reference frequency source. When a primary power source is unavailable, an output frequency is generated from the oscillator frequency, and the reference frequency source is periodically pulse powered-on to calibrate the electronic oscillator.Type: GrantFiled: February 12, 2010Date of Patent: May 22, 2012Assignee: Silego Technology, Inc.Inventors: John Othniel McDonald, Crist Y. Lu, Ilbok Lee
-
Patent number: 7797083Abstract: Communicating a power control feedback signal from a system is disclosed. In some embodiments, upon determining how to control input power which may be based at least in part, for example, on an in situ measurement of an operating condition in an operating environment, an appropriate symbol is constructed based upon the determination and is transmitted on a single line. In some embodiments, the single line corresponds to the reference voltage of an associated power supply.Type: GrantFiled: December 15, 2005Date of Patent: September 14, 2010Assignee: Silego Technology, Inc.Inventors: Thomas D. Brumett, Jr., Ian Chen, Ilbok Lee, Marcelo Martinez
-
Patent number: 7779281Abstract: Controlling input power is disclosed. In some embodiments, an in situ measurement of an operating condition in an operating environment is compared to a benchmark, and the comparison is used at least in part to determine whether to change input power.Type: GrantFiled: December 15, 2005Date of Patent: August 17, 2010Assignee: Silego Technology, Inc.Inventors: Thomas D Brumett, Jr., Ian Chen, Ilbok Lee, Marcelo Martinez
-
Patent number: 7506189Abstract: Adjusting input power in response to a clock frequency change is disclosed. In some embodiments, a clock signal is input into a buffer, and if an increase in clock frequency is detected at the buffer input relative to the buffer output, the supplied power is increased so that an increased supplied power is provided to an associated system before the increased frequency clock signal is output from the buffer and applied to the system. In some embodiments, the current operating frequency is compared with the operating frequency associated with the next operating state. If the next operating frequency is higher than the current operating frequency, the supplied power is increased, and application of the next operating frequency is delayed so that the next operating frequency is not applied before the increased supplied power is available.Type: GrantFiled: December 15, 2005Date of Patent: March 17, 2009Assignee: Silego Technology, Inc.Inventors: Ilbok Lee, Marcelo Martinez
-
Patent number: 4675848Abstract: There is provided an improved MOS dynamic random access memory (DRAM) device having an array of dynamic RAM cells accessed by word and bit lines. Each memory cell comprises a single field-effect transistor coupled by its source to the gate of an MOS storage capacitor. The word lines are coupled to their respective memory cells at the gate of the field-effect transistor therein, while the bit lines are coupled to their respective memory cells at the drain of the field-effect transistor. The bit lines are organized into pairs of adjacent polysilicon lines that are coupled to all the memory cells on both sides of the bit lines in an alternating configuration. The word lines are coupled to alternating pairs of cells on opposite sides of the word lines.Type: GrantFiled: June 18, 1984Date of Patent: June 23, 1987Assignee: Visic, Inc.Inventors: Joel A. Karp, Ilbok Lee
-
Patent number: 4233675Abstract: A semiconductor memory is comprised of a semiconductor substrate having first and second spaced apart arrays of memory cells disposed thereon. A plurality of first pairs of bit lines couple to the cells of the first array, and a corresponding plurality of second pairs of bit lines couple to the cells of the second array. Disposed between each first pair and corresponding second pair of bit lines is one X sense amplifier. This amplifier includes a set node selectively coupled to one bit line of the first pair and to one bit line of the second pair, and a reset node selectively coupled to the opposite bit lines of the first and second pair for selectively sensing charge on the four bit lines.Type: GrantFiled: June 8, 1979Date of Patent: November 11, 1980Assignee: National Semiconductor CorporationInventors: Joel A. Karp, Ilbok Lee, John A. Reed