Patents by Inventor In-De Ou
In-De Ou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8000107Abstract: A carrier with embedded components comprises a substrate and at least one embedded component. The substrate has at least one slot and a first composite layer. The embedded component is disposed at the slot of the substrate. The first composite layer has a degassing structure, at least one first through hole and at least one first fastener, wherein the degassing structure corresponds to the slot, the first through hole exposes the embedded component, and the first fastener is formed at the first through hole and contacts the embedded component. According to the present invention, the degassing structure can smoothly discharge the hydrosphere existing within the carrier under high temperature circumstances and the first fastener is in contact with the embedded component, which increases the joint strength between the embedded component and the substrate.Type: GrantFiled: March 28, 2008Date of Patent: August 16, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yung-Hui Wang, In-De Ou, Chih-Pin Hung
-
Patent number: 7586184Abstract: An electronic package is provided. The electronic package includes a first substrate, an electronic component, a first sealant, a second substrate, a plurality of bonding wires and a second sealant, wherein the first substrate has opposing upper and lower surfaces and a plurality of bonding pads is disposed on the upper surface of the first substrate. The electronic component is positioned on the upper surface of the first substrate and electrically connected to the bonding pads. The first sealant is formed on the upper surface of the first substrate to encapsulate the electronic component. The lower surface of the second substrate is attached to the first sealant. The upper surface of the second substrate includes a central protrusion and a rim portion which surrounds and is lower than the central protrusion. A plurality of bonding wires is used to electrically connect the rim portion to the first substrate.Type: GrantFiled: October 11, 2007Date of Patent: September 8, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chih Pin Hung, Chi Tsung Chiu, In De Ou, Yung Hui Wang
-
Publication number: 20080273313Abstract: A carrier with embedded components comprises a substrate and at least one embedded component. The substrate has at least one slot and a first composite layer. The embedded component is disposed at the slot of the substrate. The first composite layer has a degassing structure, at least one first through hole and at least one first fastener, wherein the degassing structure corresponds to the slot, the first through hole exposes the embedded component, and the first fastener is formed at the first through hole and contacts the embedded component. According to the present invention, the degassing structure can smoothly discharge the hydrosphere existing within the carrier under high temperature circumstances and the first fastener is in contact with the embedded component, which increases the joint strength between the embedded component and the substrate.Type: ApplicationFiled: March 28, 2008Publication date: November 6, 2008Inventors: Yung-Hui Wang, In-De Ou, Chih-Pin Hung
-
Publication number: 20080145589Abstract: An electronic package is provided. The electronic package includes a first substrate, an electronic component, a first sealant, a second substrate, a plurality of bonding wires and a second sealant, wherein the first substrate has opposing upper and lower surfaces and a plurality of bonding pads is disposed on the upper surface of the first substrate. The electronic component is positioned on the upper surface of the first substrate and electrically connected to the bonding pads. The first sealant is formed on the upper surface of the first substrate to encapsulate the electronic component. The lower surface of the second substrate is attached to the first sealant. The upper surface of the second substrate includes a central protrusion and a rim portion which surrounds and is lower than the central protrusion. A plurality of bonding wires is used to electrically connect the rim portion to the first substrate.Type: ApplicationFiled: October 11, 2007Publication date: June 19, 2008Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chih Pin Hung, Chi Tsung Chiu, In De Ou, Yung Hui Wang
-
Patent number: 7256480Abstract: A lead frame package structure with high density of lead pins arrangement is formed. The lead frame structure includes a die, a plurality of first lead pins and a plurality of second lead pins, wherein the first lead pins and the second lead pins are positioned on at least one side of the die, and are electrically connected to the die. The first lead pins and the second lead pins are selected from a group consisting of J-leads, L-leads and I-leads, and terminals of the first lead pins and terminals of the second lead pins are staggered so that the high density of lead pins arrangement is formed without risking a short circuit.Type: GrantFiled: December 7, 2005Date of Patent: August 14, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chih-Pin Hung, In-De Ou
-
Publication number: 20070080431Abstract: A lead frame package structure with high density of lead pins arrangement is formed. The lead frame structure includes a die, a plurality of first lead pins and a plurality of second lead pins, wherein the first lead pins and the second lead pins are positioned on at least one side of the die, and are electrically connected to the die. The first lead pins and the second lead pins are selected from a group consisting of J-leads, L-leads and I-leads, and terminals of the first lead pins and terminals of the second lead pins are staggered so that the high density of lead pins arrangement is formed without risking a short circuit.Type: ApplicationFiled: December 7, 2005Publication date: April 12, 2007Inventors: Chih-Pin Hung, In-De Ou
-
Patent number: 7060595Abstract: A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding conductive traces layer. The via is filled with the insulator so that each of the metal layers is electrically isolated from each other. In addition, this invention also provides a fabrication method of the circuit substrate.Type: GrantFiled: July 28, 2003Date of Patent: June 13, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: In-De Ou, Chih-Pin Hung, Chia-Shang Chen, Kuang-Hua Lin, Shin-Hua Chao
-
Patent number: 6750397Abstract: A semiconductor build-up package includes a die, a metal carrier, and a plurality of dielectric layers. The metal carrier has a surface with a cavity for supporting the die. The surface of metal carrier is coplanar to the active surface of die for building up a plurality of dielectric layers. Each dielectric layer has metal columns for inner electrical connection. The metal carrier covers passive surface and sides of the die with a larger area for heat dissipating, so the heat generated from the die is dissipated fast through the metal carrier.Type: GrantFiled: February 15, 2002Date of Patent: June 15, 2004Assignee: Advanced Semiconductor Engineering, Inc.Inventors: In-De Ou, Yi-Chuan Ding, Kun-Ching Chen
-
Publication number: 20040080052Abstract: A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding conductive traces layer. The via is filled with the insulator so that each of the metal layers is electrically isolated from each other. In addition, this invention also provides a fabrication method of the circuit substrate.Type: ApplicationFiled: July 28, 2003Publication date: April 29, 2004Applicants: Advanced Semiconductor Engineering, Inc., ASE Material Inc.Inventors: In-De Ou, Chih-Pin Hung, Chia-Shang Chen, Kuang-Hua Lin, Shin-Hua Chao
-
Patent number: 6701614Abstract: A method for making a build-up package of a semiconductor die and a structure formed from the same. A copper foil with conductive columns is bonded to an encapsulated die by thermal compression, between thereof there is a pre-curing dielectric film sandwiched. The dielectric film is cured to form a dielectric layer of a die build-up package and the copper foil on the dielectric layer is etched to form the conductive traces. At least one conductive column in one of the dielectric layers is vertically corresponding to one of conductive column in the adjacent dielectric layer.Type: GrantFiled: February 15, 2002Date of Patent: March 9, 2004Assignee: Advanced Semiconductor Engineering Inc.Inventors: Yi-Chuan Ding, In-De Ou, Kun-Ching Chen
-
Patent number: 6680529Abstract: A semiconductor build-up package includes a die, a circuit board and at least a dielectric layer. The circuit board has a surface for building up the dielectric layer, and the surface has a cavity for accommodating the die. The inside of multi-layer circuit board has conductive traces for expanding the electrical function of semiconductor build-up package. Each dielectric layer has conductive columns so that the die may electrically connect with the outermost dielectric layer. At least a conductive column is bonded on the surface of the multi-layer circuit board for inner electrical connection.Type: GrantFiled: February 15, 2002Date of Patent: January 20, 2004Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Kun-Ching Chen, Yi-Chuan Ding, In-De Ou
-
Publication number: 20030156402Abstract: A method for making a build-up package of a semiconductor die and a structure formed from the same. A copper foil with conductive columns is bonded to an encapsulated die by thermal compression, between thereof there is a pre-curing dielectric film sandwiched. The dielectric film is cured to form a dielectric layer of a die build-up package and the copper foil on the dielectric layer is etched to form the conductive traces. At least one conductive column in one of the dielectric layers is vertically corresponding to one of conductive column in the adjacent dielectric layer.Type: ApplicationFiled: February 15, 2002Publication date: August 21, 2003Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Yi-Chuan Ding, In-De Ou, Kun-Ching Chen
-
Publication number: 20030155145Abstract: A semiconductor build-up package includes a die, a metal carrier, and a plurality of dielectric layers. The metal carrier has a surface with a cavity for supporting the die. The surface of metal carrier is coplanar to the active surface of die for building up a plurality of dielectric layers. Each dielectric layer has metal columns for inner electrical connection. The metal carrier covers passive surface and sides of the die with a larger area for heat dissipating, so the heat generated from the die is dissipated fast through the metal carrier.Type: ApplicationFiled: February 15, 2002Publication date: August 21, 2003Applicant: Advanced Semiconductor Engineering, Inc.Inventors: In-De Ou, Yi-Chuan Ding, Kun-Ching Chen
-
Publication number: 20030157747Abstract: A semiconductor build-up package includes a die, a circuit board and at least a dielectric layer. The circuit board has a surface for building up the dielectric layer, and the surface has a cavity for accommodating the die. The inside of multi-layer circuit board has conductive traces for expanding the electrical function of semiconductor build-up package. Each dielectric layer has conductive columns so that the die may electrically connect with the outermost dielectric layer. At least a conductive column is bonded on the surface of the multi-layer circuit board for inner electrical connection.Type: ApplicationFiled: February 15, 2002Publication date: August 21, 2003Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Kun-Ching Chen, Yi-Chuan Ding, In-De Ou
-
Publication number: 20020189091Abstract: A method of making a printed circuit board mainly comprises mechanically and electrically attaching a first substrate to a second substrate having an opening defined therein via solder balls, column-like solder bumps or anisotropic conductive adhesive film (ACF) thereby obtaining a multilayer circuit board with a cavity or a three-dimensional structure. The upper surface of the first substrate is provided with a first set of contacts adapted for electrical coupling to a semiconductor chip and a second set of contacts. For making electrical connection to an outside printed circuit board, the lower surface of the first substrate is provided with a third set of contacts which are designed to electrically interconnect to the first set of contacts and the second set of contacts. The second substrate is provided with a set of interconnection pads formed on a lower surface thereof.Type: ApplicationFiled: June 19, 2001Publication date: December 19, 2002Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Yi Chuan Ding, Kun Ching Chen, In De Ou
-
Publication number: 20020135059Abstract: A packaging structure at least comprises: a printed circuit substrate having an insulating structure made of high polymer composite material and a trace conductor structure interlacing within the insulating structure; a plurality of leads arranged on the periphery of the printed circuit substrate and connected to the printed circuit substrate; a chip bonded and connected onto the printed circuit substrate; and an encapsulant material that encapsulates the chip, the printed circuit substrate, and inner portions of the leads.Type: ApplicationFiled: April 25, 2001Publication date: September 26, 2002Inventor: In-De Ou
-
Publication number: 20020081771Abstract: In a flip chip process, a wafer is provided with a plurality of chips therein. Each chip has an active surface on which are formed a plurality of bonding pads. A bump is formed on each bonding pad. A plurality of substrates respectively includes at least a package unit, wherein each package unit has a plurality of contact pads. The substrates are respectively mounted onto the wafer such that each package unit corresponds to one chip and the contact pads of the package unit are respectively connected to the corresponding bumps, wherein two neighboring substrates are separated by a gap. An underfill material fills between the wafer and the substrates, the underfill material being introduced through the gaps between the substrates and from the boundary of the wafer. The underfill material then is solidified. The substrates and the wafer are diced to form individualized packages.Type: ApplicationFiled: July 6, 2001Publication date: June 27, 2002Inventors: Yi-Chuan Ding, In-De Ou, Kun-Ching Chen, Yung-I Yeh