Patents by Inventor International Rectifier Corporation
International Rectifier Corporation has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130214283Abstract: There are disclosed herein various implementations of a transistor having a segmented gate region. Such a transistor may include at least one segmentation dielectric segment and two or more gate dielectric segments. The segmentation dielectric segment or segments are thicker than the gate dielectric segments, and is/are situated between the gate dielectric segments. The segmentation dielectric segment or segments cause an increase in the effective gate length so as to improve resistance to punch-through breakdown between a drain electrode and a source electrode of the transistor when the transistor is off.Type: ApplicationFiled: January 25, 2013Publication date: August 22, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130214330Abstract: There are disclosed herein various implementations of a transistor having an increased breakdown voltage. Such a transistor includes a source finger electrode having a source finger electrode beginning and a source finger electrode end. The transistor also includes a drain finger electrode with a curved drain finger electrode end having an increased radius of curvature. The resulting decreased electric field at the curved drain finger electrode end allows for an increased breakdown voltage and a more robust and reliable transistor. In some implementations, the curved drain finger electrode end may be extended beyond the source finger electrode beginning to achieve the increased breakdown voltage.Type: ApplicationFiled: January 24, 2013Publication date: August 22, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130207120Abstract: Some exemplary embodiments of a III-nitride power device including a HEMT with multiple interconnect metal layers and a solderable front metal structure using solder bars for external circuit connections have been disclosed. The solderable front metal structure may comprise a tri-metal such as TiNiAg, and may be configured to expose source and drain contacts of the HEMT as alternating elongated digits or bars. Additionally, a single package may integrate multiple such HEMTs wherein the front metal structures expose alternating interdigitated source and drain contacts, which may be advantageous for DC-DC power conversion circuit designs using III-nitride devices. By using solder bars for external circuit connections, lateral conduction is enabled, thereby advantageously reducing device Rdson.Type: ApplicationFiled: March 14, 2013Publication date: August 15, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130196490Abstract: A method that includes implantation of dopants while a III-nitride body is being grown on a substrate, and an apparatus for the practice of the method.Type: ApplicationFiled: March 7, 2013Publication date: August 1, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130182470Abstract: According to an exemplary implementation, a power module package includes a multi-phase inverter. The power module package also includes a multi-phase inverter driver configured to drive the multi-phase inverter. The power module package further includes a power factor correction (PFC) circuit where the PFC circuit is configured to regulate a bus voltage of the multi-phase inverter and a PFC driver configured to drive the PFC circuit. The multi-phase inverter, the multi-phase inverter driver, the PFC circuit, and the PFC driver are situated on a package substrate of the power module package. The multi-phase inverter driver and the PFC driver can be in a common driver integrated circuit (IC).Type: ApplicationFiled: December 6, 2012Publication date: July 18, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130175542Abstract: In one implementation, a group III-V and group IV composite diode includes a group IV diode in a lower active die, the group IV diode having an anode situated on a bottom side of the lower active die. The group III-V and group IV composite diode also includes a group III-V transistor in an upper active die stacked over the lower active die, the group III-V transistor having a drain, a source, and a gate situated on a top side of the upper active die. The source of the group III-V transistor is electrically coupled to a cathode of the group IV diode using a through-semiconductor via (TSV) of the upper active die.Type: ApplicationFiled: February 28, 2013Publication date: July 11, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130175690Abstract: A semiconductor device that includes an electrode of one material and a conductive material of lower resistivity formed over the electrode and a process for fabricating the semiconductor device.Type: ApplicationFiled: February 28, 2013Publication date: July 11, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130161803Abstract: A semiconductor package that includes a semiconductor die and a heat spreader thermally coupled to the semiconductor and disposed at least partially within the molded housing of the package.Type: ApplicationFiled: February 15, 2013Publication date: June 27, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130147016Abstract: A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.Type: ApplicationFiled: February 1, 2013Publication date: June 13, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130143399Abstract: A silver-containing solderable contact on a semiconductor die has its outer edge spaced from the confronting edge of an epoxy passivation layer so that, after soldering, silver ions are not present and are not therefor free to migrate under the epoxy layer to form dendrites.Type: ApplicationFiled: January 31, 2013Publication date: June 6, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130140602Abstract: According to one disclosed embodiment, a power semiconductor package includes an insulated-gate bipolar transistor (IGBT) residing on a package substrate, where the IGBT includes a plurality of solderable front metal (SFM) coated emitter segments situated atop the IGBT and connected to an emitter of the IGBT. The power semiconductor package also includes a conductive clip coupling the plurality of SFM coated emitter segments to an emitter pad on the package substrate. Additionally, the power semiconductor package includes a gate pad on the package substrate coupled to a gate of the IGBT, a collector pad on the package substrate situated under the IGBT and coupled to a collector of the IGBT, and an emitter terminal, a collector terminal and a gate terminal of the package substrate that are routed to the emitter pad, collector pad, and gate pad, respectively.Type: ApplicationFiled: January 11, 2013Publication date: June 6, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130140701Abstract: A silver-containing solderable contact on a semiconductor die has its outer edge spaced from the confronting edge of an epoxy passivation layer so that, after soldering, silver ions are not present and are not therefor free to migrate under the epoxy layer to form dendrites.Type: ApplicationFiled: January 30, 2013Publication date: June 6, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130140684Abstract: A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.Type: ApplicationFiled: February 1, 2013Publication date: June 6, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130134437Abstract: Semiconductor structures comprising a III-nitride (e.g., gallium nitride) material region and methods associated with such structures are provided. In some embodiments, the structures include an electrically conductive material (e.g., gold) separated from certain other region(s) of the structure (e.g., a silicon substrate) by a barrier material in order to limit, or prevent, undesirable reactions between the electrically conductive material and the other component(s) which can impair device performance. In certain embodiments, the electrically conductive material may be formed in a via. For example, the via can extend from a topside of the device to a backside so that the electrically conductive material connects a topside contact to a backside contact. The structures described herein may form the basis of a number of semiconductor devices including transistors (e.g., FET), Schottky diodes, light-emitting diodes and laser diodes, amongst others.Type: ApplicationFiled: December 28, 2012Publication date: May 30, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130134524Abstract: One exemplary disclosed embodiment comprises a semiconductor package including multiple transistors coupled to an exposed conductive clip. A driver integrated circuit (IC) may control the transistors to implement a buck converter. By exposing a top surface of the exposed conductive clip outside of a mold compound of the package, enhanced thermal performance is provided. Additionally, the conductive clip provides a short distance, high current carrying route between transistors of the package, providing higher electrical performance and reduced form factor compared to conventional designs with individually packaged transistors.Type: ApplicationFiled: December 27, 2012Publication date: May 30, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130126895Abstract: Semiconductor structures comprising a III-nitride (e.g., gallium nitride) material region and methods associated with such structures are provided. In some embodiments, the structures include an electrically conductive material (e.g., gold) separated from certain other region(s) of the structure (e.g., a silicon substrate) by a barrier material in order to limit, or prevent, undesirable reactions between the electrically conductive material and the other component(s) which can impair device performance. In certain embodiments, the electrically conductive material may be formed in a via. For example, the via can extend from a topside of the device to a backside so that the electrically conductive material connects a topside contact to a backside contact. The structures described herein may form the basis of a number of semiconductor devices including transistors (e.g., FET), Schottky diodes, light-emitting diodes and laser diodes, amongst others.Type: ApplicationFiled: January 4, 2013Publication date: May 23, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130119907Abstract: According to an exemplary embodiment, a bondwireless power module includes a common output pad coupling an emitter/anode node of a high side device to a collector/cathode node of a low side device. The bondwireless power module also includes a high side conductive clip connecting a collector of the high side device to a cathode of the high side device, and causing current to traverse through the high side conductive clip to another high side conductive clip in another power module. The bondwireless power module further includes a low side conductive clip connecting an emitter of the low side device to an anode of the low side device, and causing current to traverse through the low side conductive clip to another low side conductive clip in the another power module. The bondwireless power module can be a motor drive inverter module.Type: ApplicationFiled: January 4, 2013Publication date: May 16, 2013Applicant: International Ractifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130115746Abstract: A vertically arranged laterally diffused metal-oxide-semiconductor (LDMOS) device comprises a trench extending into a semiconductor body toward a semiconductor substrate. The trench includes sidewalls, a bottom portion connecting the sidewalls, a dielectric material lining the trench and a diffusion agent layer lining the dielectric material. A lightly doped drain region adjoins the trench and extends laterally around the sidewalls from the diffusion agent layer into the semiconductor body. In one embodiment, a method for fabricating a vertically arranged LDMOS device comprises forming a trench extending into a semiconductor body toward a semiconductor substrate, the trench including sidewalls, a bottom portion connecting the sidewalls, a dielectric material lining the trench and a diffusion agent layer lining the dielectric material.Type: ApplicationFiled: October 25, 2012Publication date: May 9, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130112990Abstract: The invention provides semiconductor materials including a gallium nitride material layer formed on a silicon substrate and methods to form the semiconductor materials. The semiconductor materials include a transition layer formed between the silicon substrate and the gallium nitride material layer. The transition layer is compositionally-graded to lower stresses in the gallium nitride material layer which can result from differences in thermal expansion rates between the gallium nitride material and the substrate. The lowering of stresses in the gallium nitride material layer reduces the tendency of cracks to form. Thus, the invention enables the production of o semiconductor materials including gallium nitride material layers having few or no cracks. The semiconductor materials may be used in a number of microelectronic and optical applications.Type: ApplicationFiled: December 27, 2012Publication date: May 9, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Publication number: 20130105814Abstract: A III-nitride heterojunction power semiconductor device that includes a passivation body with a gate well having a top mouth that is wider than the bottom mouth thereof, and a method of fabrication for the same.Type: ApplicationFiled: December 20, 2012Publication date: May 2, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation