Patents by Inventor Ira G. Miller
Ira G. Miller has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8970285Abstract: A dual supply level shifter circuit includes a switching circuit and a set of level shifter circuits coupled to the switching circuit. The switching circuit includes a first set of coupled transistors, wherein the supply switching circuit is coupled to a first supply source that is configured to provide a first power supply voltage and is coupled to a second supply source that is configured to provide a second power supply voltage. The set of level shifter circuits includes a second set of coupled transistors, wherein the set of level shifter circuits is configured to receive a voltage input signal at an input node from a first circuit and to supply to an output node of the dual supply level shifter circuit an output signal having a value that is a highest voltage value between the first power supply voltage and the second power supply voltage.Type: GrantFiled: March 15, 2013Date of Patent: March 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: John M. Pigott, Ira G. Miller, Paul E. Fletcher
-
Publication number: 20140266385Abstract: A dual supply level shifter circuit includes a switching circuit and a set of level shifter circuits coupled to the switching circuit. The switching circuit includes a first set of coupled transistors, wherein the supply switching circuit is coupled to a first supply source that is configured to provide a first power supply voltage and is coupled to a second supply source that is configured to provide a second power supply voltage. The set of level shifter circuits includes a second set of coupled transistors, wherein the set of level shifter circuits is configured to receive a voltage input signal at an input node from a first circuit and to supply to an output node of the dual supply level shifter circuit an output signal having a value that is a highest voltage value between the first power supply voltage and the second power supply voltage.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: John M. Pigott, Ira G. Miller, Paul E. Fletcher
-
Patent number: 8754626Abstract: A switching regulator includes a capacitor, a charge control circuit, a discharge detector, a switch circuit, and a feedback circuit. The charge control circuit charges and discharges the capacitor. The discharge detector has an input coupled to the capacitor to detect when the capacitor has discharged to a predetermined level to indicate an over-current condition. The switch circuit is coupled to receive an input voltage. The switch circuit is made conductive and non conductive by a switching signal for supplying an output voltage at a regulated voltage level. The duty cycle of the switching signal is reduced in response to an indication of an over-current condition. The feedback circuit is for controlling a discharge rate of the capacitor.Type: GrantFiled: June 18, 2010Date of Patent: June 17, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Ira G. Miller, Ricardo Takase Goncalves, John M. Pigott
-
Patent number: 8598916Abstract: A circuit comprises a first level shifting circuit. The level shifting circuit comprises a first and second latching differential pairs. The first latching differential pair has first and second inputs for receiving first and second input signals, first and second outputs, and first and second power supply voltage terminals for receiving a first power supply voltage. The second latching differential pair has first and second inputs coupled to the first and second outputs of the first latching differential pair, an output, and first and second power supply voltage terminals for receiving a second power supply voltage, the second power supply voltage being different from the first power supply voltage. In one embodiment, the level shifting circuit protects transistor gates of the circuit from an overvoltage.Type: GrantFiled: June 18, 2010Date of Patent: December 3, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Ira G. Miller, Ricardo Takase Goncalves, Geoffrey W. Perkins
-
Publication number: 20110309812Abstract: A switching regulator includes a capacitor, a charge control circuit, a discharge detector, a switch circuit, and a feedback circuit. The charge control circuit charges and discharges the capacitor. The discharge detector has an input coupled to the capacitor to detect when the capacitor has discharged to a predetermined level to indicate an over-current condition. The switch circuit is coupled to receive an input voltage. The switch circuit is made conductive and non conductive by a switching signal for supplying an output voltage at a regulated voltage level. The duty cycle of the switching signal is reduced in response to an indication of an over-current condition. The feedback circuit is for controlling a discharge rate of the capacitor.Type: ApplicationFiled: June 18, 2010Publication date: December 22, 2011Inventors: Ira G. Miller, Ricardo Takase Goncalves, John M. Pigott
-
Publication number: 20110309873Abstract: A circuit comprises a first level shifting circuit. The level shifting circuit comprises a first and second latching differential pairs. The first latching differential pair has first and second inputs for receiving first and second input signals, first and second outputs, and first and second power supply voltage terminals for receiving a first power supply voltage. The second latching differential pair has first and second inputs coupled to the first and second outputs of the first latching differential pair, an output, and first and second power supply voltage terminals for receiving a second power supply voltage, the second power supply voltage being different from the first power supply voltage. In one embodiment, the level shifting circuit protects transistor gates of the circuit from an overvoltage.Type: ApplicationFiled: June 18, 2010Publication date: December 22, 2011Inventors: IRA G. MILLER, Ricardo Takase Goncalves, Geoffrey W. Perkins
-
Publication number: 20100271078Abstract: A driver circuit includes a first and a second voltage rail, a first pre-driver circuit, a power transistor, comparison circuitry which indicates when a voltage level of the first voltage rails is above or below a reference voltage level, a level shift circuit coupled between the first voltage rail and the second voltage rail which provides a level shifted output, a tapered buffer circuit coupled to the first voltage rail and to a first circuit node, wherein the tapered buffer circuit receives the level shifted output and provides a buffered output to a control electrode of the first pre-driver transistor, and a rail voltage adjusting circuit coupled between the first circuit node and the second voltage rail, which, in response to the comparison circuitry indicating that the voltage level of the first voltage rail is above the reference voltage level, adjusts a voltage level of the second voltage rail.Type: ApplicationFiled: April 24, 2009Publication date: October 28, 2010Inventors: Ira G. Miller, John M. Pigott
-
Patent number: 7808286Abstract: A driver circuit includes a first and a second voltage rail, a first pre-driver circuit, a power transistor, comparison circuitry which indicates when a voltage level of the first voltage rails is above or below a reference voltage level, a level shift circuit coupled between the first voltage rail and the second voltage rail which provides a level shifted output, a tapered buffer circuit coupled to the first voltage rail and to a first circuit node, wherein the tapered buffer circuit receives the level shifted output and provides a buffered output to a control electrode of the first pre-driver transistor, and a rail voltage adjusting circuit coupled between the first circuit node and the second voltage rail, which, in response to the comparison circuitry indicating that the voltage level of the first voltage rail is above the reference voltage level, adjusts a voltage level of the second voltage rail.Type: GrantFiled: April 24, 2009Date of Patent: October 5, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ira G. Miller, John M. Pigott
-
Patent number: 7759923Abstract: A current sense device for a power transistor is described. The power transistor is formed in a cellular structure including a cellular array of transistor cells. The current sense device includes multiple transistor cells in the cellular array of transistor cells of the power transistor being used as sense transistor cells. The sense transistor cells are evenly distributed throughout the cellular array where the source terminal of each sense transistor cell is electrically connected to a first node through a metal line in the first metal layer and through a metal line in the second metal layer where the metal lines are electrically isolated from the metal lines connecting the transistor cells of the power transistor. The sense transistor cells measure a small portion of the current flowing through the power transistor based on the size ratio of the current sense device and the power transistor.Type: GrantFiled: July 8, 2008Date of Patent: July 20, 2010Assignee: Micrel, Inc.Inventors: Ira G. Miller, Eduardo Velarde
-
Publication number: 20100007316Abstract: A current sense device for a power transistor is described. The power transistor is formed in a cellular structure including a cellular array of transistor cells. The current sense device includes multiple transistor cells in the cellular array of transistor cells of the power transistor being used as sense transistor cells. The sense transistor cells are evenly distributed throughout the cellular array where the source terminal of each sense transistor cell is electrically connected to a first node through a metal line in the first metal layer and through a metal line in the second metal layer where the metal lines are electrically isolated from the metal lines connecting the transistor cells of the power transistor. The sense transistor cells measure a small portion of the current flowing through the power transistor based on the size ratio of the current sense device and the power transistor.Type: ApplicationFiled: July 8, 2008Publication date: January 14, 2010Applicant: Micrel, Inc.Inventors: Ira G. Miller, Eduardo Velarde
-
Patent number: 7638995Abstract: Methods and apparatus for softstarting a voltage regulation circuit. A circuit for generating an output voltage at an output thereof includes a capacitor having a first terminal configured to be coupled to a reference potential and having a second terminal coupled to the output, and a switchable current source coupled to the capacitor for intermittently charging the capacitor until the output voltage is reached.Type: GrantFiled: January 18, 2005Date of Patent: December 29, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Brett J. Thompsen, Ira G. Miller, Eduardo Velarde, Jr.
-
Publication number: 20090184655Abstract: A power management system comprising: providing a one pin driver circuit; sourcing a managed current from the one pin driver circuit; and illuminating a light emitting diode by the managed current including reducing the managed current when the light emitting diode is not coupled.Type: ApplicationFiled: January 22, 2008Publication date: July 23, 2009Applicant: MICREL, INC.Inventors: Ira G. Miller, Eduardo Velarde
-
Patent number: 7432689Abstract: A PWM regulator is operated either a buck mode or a boost mode depending on whether the input voltage is above or below the desired regulated output voltage. The technique uses two sawtooth ramps 180 degrees out of phase. Where the two ramps cross each other is a buck/boost transition level. An error voltage, corresponding to a required duty cycle to achieve a regulated voltage, is compared to the two ramps. The transition from one mode to the other occurs when the error voltage passes the buck/boost transition level of the two ramps. A logic circuit supplies PWM pulses to either buck switching transistors or the boost switching transistors in a power stage of the regulator, depending on the whether the error voltage is above or below the buck/boost transition level, to achieve the regulated voltage.Type: GrantFiled: May 5, 2006Date of Patent: October 7, 2008Assignee: Micrel, Inc.Inventors: Ira G. Miller, Eduardo Velarde
-
Patent number: 7091712Abstract: A circuit (10, 100) is used to perform voltage regulation. In one embodiment, a voltage regulator (11) is used in conjunction with an output transistor (24) to form a circuit (10) which operates to regulate the voltage drop from a first node (30) to a second node (28). This second node (28) may be used to provide power to circuitry (27). The areas of several transistors (20–25) in circuit (10) may be adjusted so that negative and positive temperature coefficients may be balanced such that the circuit (10) behaves as desired over a range of voltages and temperatures. Note that in one embodiment, circuit (10) is a 2-terminal device.Type: GrantFiled: May 12, 2004Date of Patent: August 15, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Ira G. Miller, Brett J. Thompsen, Eduardo Velarde, Jr.
-
Patent number: 6741194Abstract: An analog-to-digital (A/D) converter suitable for use with redundant signed digit (RSD) coverter stages is provided with an out-of-range (OOR) detection circuit. If an out-of-range input signal is detected, the detection circuit identifies the OOR condition so that the converter can take remedial action. Examples of remedial action may include adjusting the gain of one or more converter stages, adjusting the analog input signal provided to one or more converter stages, and/or adjusting the digital output of the converter to reflect the OOR condition. The ORR detection circuit may receive its input from a converter stage that is distinct from the stage providing the most significant bit (MSB) of the digital output to preserve the resolution of the most significant bit.Type: GrantFiled: December 23, 2002Date of Patent: May 25, 2004Assignee: Motorola, Inc.Inventors: Thierry Cassagnes, Douglas A. Garrity, Ira G. Miller
-
Patent number: 6362770Abstract: A gain stage using switched capacitor architecture and suitable for a pipelined analog to digital converters provides for three pairs of switched capacitor banks whose use may be alternated so as to provide simultaneous sampling of two input channels for sequential gain operation without the interposition of additional circuitry in the signal chain from input to output of the gain stage.Type: GrantFiled: September 12, 2000Date of Patent: March 26, 2002Assignee: Motorola, Inc.Inventors: Ira G. Miller, Douglas A. Garrity, Thierry Cassagnes