Patents by Inventor István HALLER
István HALLER has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240104162Abstract: A system for estimating values of a vector of variables that optimize a function comprising a weighted sum of interactions between the variables; the system comprising a plurality of parallel hardware channels, each arranged to model a contribution of a respective variable to the function, each channel comprising: a signal generator configured to generate a signal modelling a value of the respective variable; a splitter arranged to supply the signal to each of the channels; interaction logic configured to multiply the vector of signals by a vector of weights modelling an interaction between the respective variable and the vector of variables, thereby generating a feedback signal representing the contribution of the respective variable; and a feedback path to return the feedback signal to the signal generator configured to adapt the signal in dependence on the feedback signal, wherein each channel is implemented only using optical components and/or analogue electronic components.Type: ApplicationFiled: January 28, 2022Publication date: March 28, 2024Inventors: Francesca PARMIGIANI, Christos GKANTSIDIS, István HALLER, Hitesh BALLANI, Antony Ian Taylor ROWSTRON, Andrey RYBALCHENKO
-
Patent number: 11901955Abstract: A switching network for effecting point-to-point communication between nodes has a time-varying switching configuration, which causes successive activation and deactivation of multiple channels of the switching network, a first of the channels connecting, when activated, a transmitter node and a first receiver node, and a second of the channels connecting, when activated, the transmitter node and a second receiver node.Type: GrantFiled: September 16, 2020Date of Patent: February 13, 2024Assignee: Microsoft Technology Licensing, LLC.Inventors: Kai Shi, Paolo Costa, Hitesh Ballani, Istvan Haller, Daniel Jonathan Finchley Cletheroe, Sophie Gloria Lange, Raphael Eric Alfred Behrendt, Foteini Karinou, Krzysztof Jozwik
-
Patent number: 11831333Abstract: A method of reading from a storage medium to recover a group of information sectors, each comprising a respective information payload. The medium stores redundancy data comprising a plurality of separate redundancy codes for the group, each code being a linear sum of terms, each term in the sum being the information payload from a different respective one of the information sectors in the group weighted by a respective coefficient of a set of coefficients for the redundancy code. The method comprises, after the redundancy data has already been stored on the medium: identifying a set of k? information sectors to be recovered; selecting k? of the redundancy codes; determining a square matrix E of the k? information sectors by the k? sets of coefficients of the selected codes; determining a matrix D being a matrix inverse of E; and recovering the k? information payloads from the inverse matrix D.Type: GrantFiled: December 14, 2020Date of Patent: November 28, 2023Assignee: Microsoft Technology Licensing, LLC.Inventors: Christos Gkantsidis, Antony Ian Taylor Rowstron, Andromachi Chatzieleftheriou, Richard John Black, Austin N. Donnelly, István Haller
-
Publication number: 20230053467Abstract: A method of reading from a storage medium to recover a group of information sectors, each comprising a respective information payload. The medium stores redundancy data comprising a plurality of separate redundancy codes for the group, each code being a linear sum of terms, each term in the sum being the information payload from a different respective one of the information sectors in the group weighted by a respective coefficient of a set of coefficients for the redundancy code. The method comprises, after the redundancy data has already been stored on the medium: identifying a set of k? information sectors to be recovered; selecting k? of the redundancy codes; determining a square matrix E of the k? information sectors by the k? sets of coefficients of the selected codes; determining a matrix D being a matrix inverse of E; and recovering the k? information payloads from the inverse matrix D.Type: ApplicationFiled: December 14, 2020Publication date: February 23, 2023Inventors: Christos GKANTSIDIS, Antony Ian Taylor ROWSTRON, Andromachi CHATZIELEFTHERIOU, Richard John BLACK, Austin N. DONNELLY, István HALLER
-
Publication number: 20220345226Abstract: A switching network for effecting point-to-point communication between nodes has a time-varying switching configuration, which causes successive activation and deactivation of multiple channels of the switching network, a first of the channels connecting, when activated, a transmitter node and a first receiver node, and a second of the channels connecting, when activated, the transmitter node and a second receiver node.Type: ApplicationFiled: September 16, 2020Publication date: October 27, 2022Inventors: Kai SHI, Paolo COSTA, Hitesh BALLANI, Istvan HALLER, Daniel Jonathan Finchley CLETHEROE, Sophie Gloria LANGE, Raphael Eric Alfred BEHRENDT, Foteini KARINOU, Krzysztof JOZWIK
-
Patent number: 10965443Abstract: In various examples there is a communications network comprising a plurality of nodes connected via an interconnection medium to form a receive-from-many communications network. The network has a synchronisation mechanism which synchronizes a signal frequency of the nodes. The network has at least one store holding signal amplitude data of signals previously sent between specified pairs of nodes of the communications network. An amplitude controller uses the stored data to adjust amplitudes of signals communicated between at least one of the pairs of nodes of the communications network.Type: GrantFiled: June 18, 2019Date of Patent: March 30, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Istvan Haller, Krzysztof Jozwik, Hitesh Ballani, Paolo Costa, Benn Charles Thomsen, Foteini Karinou, Daniel Jonathan Finchley Cletheroe, Kai Shi, Sophie Gloria Lange
-
Publication number: 20200343680Abstract: A wavelength switchable laser is described which has a multi-wavelength laser source configured to generate signals at different wavelengths. The wavelength switchable laser has a wavelength selector with a plurality of electro-optical switches, each electro-optical switch being configurable to transmit or block output of one of the signals from the multi-wavelength source according to the wavelength of the signal.Type: ApplicationFiled: June 24, 2019Publication date: October 29, 2020Inventors: Sophie Gloria LANGE, Daniel Jonathan Finchley CLETHEROE, Benn Charles THOMSEN, Hitesh BALLANI, Kai SHI, Krzysztof JOZWIK, Foteini KARINOU, Raphael Eric Alfred BEHRENDT, Istvan HALLER, Hugh WILLIAMS, Paolo COSTA
-
Publication number: 20200336290Abstract: In various examples there is a communications network comprising a plurality of nodes connected via an interconnection medium to form a receive-from-many communications network. The network has a synchronisation mechanism which synchronizes a signal frequency of the nodes. The network has at least one store holding signal amplitude data of signals previously sent between specified pairs of nodes of the communications network. An amplitude controller uses the stored data to adjust amplitudes of signals communicated between at least one of the pairs of nodes of the communications network.Type: ApplicationFiled: June 18, 2019Publication date: October 22, 2020Inventors: Istvan HALLER, Krzysztof JOZWIK, Hitesh BALLANI, Paolo COSTA, Benn Charles THOMSEN, Foteini KARINOU, Daniel Jonathan Finchley CLETHEROE, Kai SHI, Sophie Gloria LANGE
-
Patent number: 10565129Abstract: In various examples a compute node is described. The compute node has a central processing unit which implements a hardware transactional memory using at least one cache of the central processing unit. The compute node has a memory in communication with the central processing unit, the memory storing information comprising at least one of: code and data. The compute node has a processor which loads at least part of the information, from the memory into the cache. The processor executes transactions using the hardware transactional memory and at least the loaded information, such that the processor ensures that the loaded information remains in the cache until completion of the execution.Type: GrantFiled: June 29, 2017Date of Patent: February 18, 2020Assignee: Microsoft Technology Licensing, LLCInventors: Felix Schuster, Olga Ohrimenko, Istvan Haller, Manuel Silverio da Silva Costa, Daniel Gruss, Julian Lettner
-
Publication number: 20190132112Abstract: There is a communications network node comprising a transmitter or a receiver configured to communicate with a plurality of other nodes via an interconnection medium interconnecting the node and the other nodes. The node is frequency synchronized with regard to signal transmission or reception, via a frequency synchronization mechanism, with at least one of the other nodes. The node has at least one store holding phase data relating to an amount of phase asynchrony and path characteristics between the node and at least one of the other nodes. A phase controller uses the stored data to adjust phase used by the node such that the recovery of data when communicating with at least one other node is facilitated.Type: ApplicationFiled: December 28, 2017Publication date: May 2, 2019Inventors: Hitesh BALLANI, Paolo COSTA, Hugh David Paul WILLIAMS, István HALLER, Krzysztof JOZWIK, Benn Charles THOMSEN, Kari Aaron CLARK, Adam Christopher FUNNELL, Philip Michael WATTS, Kai SHI, Thomas Michael Hoare GERARD
-
Publication number: 20180341600Abstract: In various examples a compute node is described. The compute node has a central processing unit which implements a hardware transactional memory using at least one cache of the central processing unit. The compute node has a memory in communication with the central processing unit, the memory storing information comprising at least one of: code and data. The compute node has a processor which loads at least part of the information, from the memory into the cache. The processor executes transactions using the hardware transactional memory and at least the loaded information, such that the processor ensures that the loaded information remains in the cache until completion of the execution.Type: ApplicationFiled: June 29, 2017Publication date: November 29, 2018Inventors: Felix Schuster, Olga Ohrimenko, Istvan Haller, Manuel Silverio da Silva Costa, Daniel Gruss, Julian Lettner