Patents by Inventor Ivana Deram
Ivana Deram has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8604560Abstract: A transistor power switch device comprising a semiconductor body presenting opposite first and second faces, an array of vertical field-effect transistor elements for carrying current between the first and second faces is provided. The array of transistor elements comprises at the first face an array of source regions of a first semiconductor type, at least one body region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the second transistor region, and a conductive layer contacting the source regions and insulated from the control electrode by at least one insulating layer.Type: GrantFiled: November 27, 2008Date of Patent: December 10, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Beatrice Bernoux, Rene Escoffier, Pierre Jalbaud, Ivana Deram
-
Patent number: 8530953Abstract: A transistor power switch device comprising an array of vertical transistor elements for carrying current between the first and second faces of a semiconductor body and a vertical avalanche diode electrically in parallel with the array of vertical transistors. The array of transistor elements includes at the first face an array of source regions of a first semiconductor type, at least one p region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the p region, and a conductive layer contacting the source regions and insulated from the control electrode.Type: GrantFiled: November 27, 2008Date of Patent: September 10, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Beatrice Bernoux, Rene Escoffier, Pierre Jalbaud, Ivana Deram
-
Publication number: 20110227146Abstract: A transistor power switch device comprising a semiconductor body presenting opposite first and second faces, an array of vertical field-effect transistor elements for carrying current between the first and second faces, is provided. The array of transistor elements comprises at the first face an array of source regions of a first semiconductor type, at least one body region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the second transistor region, and a conductive layer contacting the source regions and insulated from the control electrode by at least one insulating layer.Type: ApplicationFiled: November 27, 2008Publication date: September 22, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Beatrice Bernoux, Rene Escoffier, Pierre Jalbaud, Ivana Deram
-
Patent number: 8004049Abstract: A device includes an array of cells, the source regions of the individual cells comprising a plurality of source region branches each extending towards a source region branch of an adjacent cell, the base regions of the individual cells comprising a corresponding plurality of base region branches merging together to form a single base region surrounding the source regions. The junctions between the merged base region and the drain region define rounded current conduction path areas for the on-state of the device between adjacent cells. Floating voltage regions of opposite conductivity type to the drain region are buried in the substrate beneath the merged base region. The features of the floating voltage regions define rings of the opposite conductivity type to the drain region that surround the current conduction paths of respective cells. The floating voltage regions include respective islands situated within the current conduction paths.Type: GrantFiled: August 31, 2004Date of Patent: August 23, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Stephane Alves, Ivana Deram, Blandino Lopes, Joel Margheritta, Frederico Morancho
-
Patent number: 7955929Abstract: A method of forming a semiconductor device having an active area and a termination area surrounding the active area comprises providing a semiconductor substrate, providing a semiconductor layer of a first conductivity type over the semiconductor substrate and forming a mask layer over the semiconductor layer. The mask layer outlines at least two portions of a surface of the semiconductor layer: a first outlined portion outlining a floating region in the active area and a second outlined portion outlining a termination region in the termination area. Semiconductor material of a second conductivity type is provided to the first and second outlined portions so as to provide a floating region of the second conductivity type buried in the semiconductor layer in the active area and a first termination region of the second conductivity type buried in the semiconductor layer in the termination area of the semiconductor device.Type: GrantFiled: January 10, 2007Date of Patent: June 7, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Ivana Deram, Jean-Michel Reynes
-
Publication number: 20100001344Abstract: A method of forming a semiconductor device having an active area and a termination area surrounding the active area comprises providing a semiconductor substrate, providing a semiconductor layer of a first conductivity type over the semiconductor substrate and forming a mask layer over the semiconductor layer. The mask layer outlines at least two portions of a surface of the semiconductor layer: a first outlined portion outlining a floating region in the active area and a second outlined portion outlining a termination region in the termination area. Semiconductor material of a second conductivity type is provided to the first and second outlined portions so as to provide a floating region of the second conductivity type buried in the semiconductor layer in the active area and a first termination region of the second conductivity type buried in the semiconductor layer in the termination area of the semiconductor device.Type: ApplicationFiled: January 10, 2007Publication date: January 7, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Ivana Deram, Jean-Michel Reynes
-
Publication number: 20090014792Abstract: A power semiconductor device comprising an array of cells distributed over a surface of a substrate, the source regions of the individual cells of the array comprising a plurality of source region branches each extending laterally outwards towards at least one source region branch of an adjacent cell and presenting juxtaposed ends, the base regions of the individual cells of the array comprising a corresponding plurality of base region branches merging together adjacent and between the juxtaposed ends of the source region branches to form a single base region surrounding the source regions of the individual cells of the array in the substrate. The junctions between the merged base region and the drain region are solely concave laterally and define rounded current conduction path areas for the on-state of the device between adjacent cells that are depleted in the off-state of the device to block flow of current from the source regions to the drain electrode.Type: ApplicationFiled: August 31, 2004Publication date: January 15, 2009Applicant: Freescale Semiconductor , Inc.Inventors: Jean-Michel Reynes, Stephane Alves, Ivana Deram, Blandino Lopes, Joel Margheritta, Frederic Morancho
-
Patent number: 7432145Abstract: A low on-state resistance power semiconductor device has a shape and an arrangement that increase the channel density and the breakdown voltage The power semiconductor device comprises a plurality of individual cells formed on a semiconductor substrate (62). Each individual cell comprises a plurality of radially extending branches (80) having source regions (37) within base regions (36). The plurality of individual cells are arranged such that at least one branch of each cell extends towards at least one branch of an adjacent cell and wherein the base region (36) of the extending branches merge together to form a single and substantially uniformly doped base region (36) surrounding drain islands (39) at the surface of the semiconductor substrate (62).Type: GrantFiled: June 10, 2003Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Ivana Deram, Adeline Feybesse
-
Publication number: 20060145252Abstract: A low on-state resistance power semiconductor device has a shape and an arrangement that increase the channel density and the breakdown voltage. The power semiconductor device comprises a plurality of individual cells formed on a semiconductor substrate (62). Each individual cell comprises a plurality of radially extending branches (80) having source regions (37) within base regions (36). The plurality of individual cells are arranged such that at least one branch of each cell extends towards at least one branch of an adjacent cell and wherein the base region (36) of the extending branches merge together to form a single and substantially uniformly doped base region (36) surrounding drain islands (39) at the surface of the semiconductor substrate (62).Type: ApplicationFiled: June 10, 2003Publication date: July 6, 2006Inventors: Jean-Michel Reynes, Ivana Deram, Adeline Feybesse
-
Patent number: 6773977Abstract: The present invention relates to a method of forming a diode (2) for integration with a semiconductor device comprising the steps of providing a layer (4) of semiconductor material, forming a dielectric layer (6) over the layer of semiconductor material, introducing a first conductivity type dopant into the dielectric layer (6), forming a semi-conductive layer (8) over the dielectric layer (6), introducing a second conductivity type dopant into a first region (12) of the semi-conductive layer and re-distributing the first conductivity type dopant from the dielectric layer (6) into the semi-conductive layer (8) so as to form a second region (18) of the first conductivity type dopant in the semi-conductive layer (8), the second region (18) being adjacent the first region (12) so as to provide a P/N junction of the diode (2).Type: GrantFiled: November 17, 2000Date of Patent: August 10, 2004Assignees: Freescale Semiconductor, Inc., Semiconductor Components Industries, LLCInventors: Jean-Michel Reynes, Ivana Deram, Evgueniy Stefanov