Patents by Inventor J. James Tringali
J. James Tringali has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6996017Abstract: The preferred embodiments described herein relate to a redundant memory structure using bad bit pointers. In one preferred embodiment, data is written in a first plurality of memory cells, and an error is detected in writing data in one of the memory cells. In response to the detected error, a pointer is written in a second plurality of memory cells, the pointer identifying which memory cell in the first plurality of memory cells contains the error. During a read operation, the data is read from the first plurality of memory cells, and the pointer is read from the second plurality of memory cells. From the pointer, the memory cell containing the error is identified, and the error is corrected. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: GrantFiled: October 8, 2004Date of Patent: February 7, 2006Assignee: Matrix Semiconductor, Inc.Inventors: Roy E. Scheuerlein, Mark G. Johnson, Derek J. Bosch, Alper Ilkbahar, J. James Tringali
-
Patent number: 6867992Abstract: In one embodiment, a modular memory device is presented comprising a substrate, a memory array fabricated above the substrate, and first and second circuitry fabricated on the substrate and under the memory array. The first and second circuitry allow the modular memory device to interface with first and second varieties of host devices, respectively. In another embodiment, a modular memory device is presented comprising a substrate, a memory array fabricated above the substrate, memory array support circuitry fabricated on the substrate, and logic circuitry fabricated on the substrate and under the memory array.Type: GrantFiled: January 13, 2003Date of Patent: March 15, 2005Assignee: Matrix Semiconductor, Inc.Inventors: J. James Tringali, P. Michael Farmwald, Thomas H. Lee, Mark G. Johnson, Derek J. Bosch
-
Patent number: 6868022Abstract: The preferred embodiments described herein relate to a redundant memory structure using bad bit pointers. In one preferred embodiment, data is written in a first plurality of memory cells, and an error is detected in writing data in one of the memory cells. In response to the detected error, a pointer is written in a second plurality of memory cells, the pointer identifying which memory cell in the first plurality of memory cells contains the error. During a read operation, the data is read from the first plurality of memory cells, and the pointer is read from the second plurality of memory cells. From the pointer, the memory cell containing the error is identified, and the error is corrected. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: GrantFiled: March 28, 2003Date of Patent: March 15, 2005Assignee: Matrix Semiconductor, Inc.Inventors: Roy E. Scheuerlein, Mark G. Johnson, Derek J. Bosch, Alper Ilkbahar, J. James Tringali
-
Publication number: 20040190357Abstract: The preferred embodiments described herein relate to a redundant memory structure using bad bit pointers. In one preferred embodiment, data is written in a first plurality of memory cells, and an error is detected in writing data in one of the memory cells. In response to the detected error, a pointer is written in a second plurality of memory cells, the pointer identifying which memory cell in the first plurality of memory cells contains the error. During a read operation, the data is read from the first plurality of memory cells, and the pointer is read from the second plurality of memory cells. From the pointer, the memory cell containing the error is identified, and the error is corrected. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: ApplicationFiled: March 28, 2003Publication date: September 30, 2004Inventors: Roy E. Scheuerlein, Mark G. Johnson, Derek J. Bosch, Alper Ilkbahar, J. James Tringali
-
Patent number: 6765813Abstract: Support circuitry for a three-dimensional memory array is formed in a substrate at least partially under the three-dimensional memory array and defines open area in the substrate under the three-dimensional memory array. In one preferred embodiment, one or more memory arrays are formed at least partially in the open area under the three-dimensional memory array, while in another preferred embodiment, logic circuitry implementing one or more functions is formed at least partially in the open area under the three-dimensional memory array. In yet another preferred embodiment, both one or more memory arrays and logic circuitry are formed at least partially in the open area under the three-dimensional memory array. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: GrantFiled: June 27, 2002Date of Patent: July 20, 2004Assignee: Matrix Semiconductor, Inc.Inventors: Roy E. Scheuerlein, J. James Tringali, Colm P. Lysaght, Alper Ilkbahar, Christopher S. Moore, David R. Friedman
-
Publication number: 20040098416Abstract: A digital storage system is coupled to a write-once memory array. File delete commands are implemented by over-writing a destructive digital pattern to at least a portion of the memory cells associated with the file to be deleted. One disclosed system alters the manner in which a file delete command is implemented, depending upon whether the file is stored in a write-once memory or in a re-writable memory.Type: ApplicationFiled: September 29, 2003Publication date: May 20, 2004Inventors: Christopher S. Moore, Derek J. Bosch, Daniel C. Steere, J. James Tringali
-
Patent number: 6711043Abstract: The preferred embodiments described herein provide a three-dimensional memory cache system. In one preferred embodiment, a modular memory device removably connectable to a host device is provided. The modular memory device comprises a substrate, a cache memory array, a three-dimensional primary memory array, and a modular housing. The cache memory array and the three-dimensional primary memory array can be on the same or separate substrates in the modular housing. In another preferred embodiment, an integrated circuit is provided comprising a substrate, a cache memory array in the substrate, and a three-dimensional primary memory array above the substrate. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: GrantFiled: June 27, 2002Date of Patent: March 23, 2004Assignee: Matrix Semiconductor, Inc.Inventors: David R. Friedman, J. James Tringali, Roy E. Scheuerlein, James E. Schneider, Christopher S. Moore, Daniel C. Steere
-
Patent number: 6658438Abstract: A digital storage system is coupled to a write-once memory array. File delete commands are implemented by over-writing a destructive digital pattern to at least a portion of the memory cells associated with the file to be deleted. One disclosed system alters the manner in which a file delete command is implemented, depending upon whether the file is stored in a write-once memory or in a re-writable memory.Type: GrantFiled: August 14, 2000Date of Patent: December 2, 2003Assignee: Matrix Semiconductor, INC.Inventors: Christopher S. Moore, Derek J. Bosch, Daniel C. Steere, J. James Tringali
-
Publication number: 20030151959Abstract: In one embodiment, a modular memory device is presented comprising a substrate, a memory array fabricated above the substrate, and first and second circuitry fabricated on the substrate and under the memory array. The first and second circuitry allow the modular memory device to interface with first and second varieties of host devices, respectively. In another embodiment, a modular memory device is presented comprising a substrate, a memory array fabricated above the substrate, memory array support circuitry fabricated on the substrate, and logic circuitry fabricated on the substrate and under the memory array.Type: ApplicationFiled: January 13, 2003Publication date: August 14, 2003Applicant: Matrix Semiconductor, Inc.Inventors: J. James Tringali, P. Michael Farmwald, Thomas H. Lee, Mark G. Johnson, Derek J. Bosch
-
Publication number: 20030070034Abstract: The preferred embodiments described herein provide a write-many memory device and method for limiting a number of writes to the write-many memory device. In one preferred embodiment, a write-many memory device is provided comprising a plurality of blocks of memory, each block being limited to N number of writes. Data can be stored in a block of memory only if there has been fewer than N number of writes to the block. In another preferred embodiment, a write-many memory device is provided comprising a plurality of blocks of memory, wherein each block comprises a first sideband field storing data indicating whether the block is free and a second sideband field storing data indicating how many times the block has been written into. The first and second sideband fields are used in a method for limiting a number of writes to the write-many memory device. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: ApplicationFiled: October 5, 2001Publication date: April 10, 2003Inventors: David R. Friedman, J. James Tringali
-
Patent number: 6545891Abstract: A modular memory device includes a support element, a memory unit comprising a three-dimensional memory array carried by the support element, a device interface unit carried by the support element and coupled with the memory unit, and an electrical connector carried by the support element and coupled with the device interface unit. The memory array is well suited for use as a digital medium storage device for digital media such as digital text, digital music, digital image or images, and digital video. The device interface unit is not required in all cases.Type: GrantFiled: August 14, 2000Date of Patent: April 8, 2003Assignee: Matrix Semiconductor, Inc.Inventors: J. James Tringali, P. Michael Farmwald, Thomas H. Lee, Mark G. Johnson, Derek J. Bosch
-
Publication number: 20020167829Abstract: The preferred embodiments described herein provide a three-dimensional memory cache system. In one preferred embodiment, a modular memory device removably connectable to a host device is provided. The modular memory device comprises a substrate, a cache memory array, a three-dimensional primary memory array, and a modular housing. The cache memory array and the three-dimensional primary memory array can be on the same or separate substrates in the modular housing. In another preferred embodiment, an integrated circuit is provided comprising a substrate, a cache memory array in the substrate, and a three-dimensional primary memory array above the substrate. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.Type: ApplicationFiled: June 27, 2002Publication date: November 14, 2002Inventors: David R. Friedman, J. James Tringali, Roy E. Scheuerlein, James E. Schneider, Christopher S. Moore, Daniel C. Steere
-
Publication number: 20020163834Abstract: The preferred embodiments described herein relate to a monolithic integrated circuit comprising a three-dimensional memory array having a plurality of layers of memory cells stacked vertically above one another and above the substrate of the integrated circuit. Support circuitry for the three-dimensional memory array is formed in the substrate at least partially under the three-dimensional memory array and defines open area in the substrate under the three-dimensional memory array. In one preferred embodiment, one or more memory arrays are formed at least partially in the open area under the three-dimensional memory array, while in another preferred embodiment, logic circuitry implementing one or more functions is formed at least partially in the open area under the three-dimensional memory array. In yet another preferred embodiment, both one or more memory arrays and logic circuitry are formed at least partially in the open area under the three-dimensional memory array.Type: ApplicationFiled: June 27, 2002Publication date: November 7, 2002Inventors: Roy E. Scheuerlein, J. James Tringali, Colm P. Lysaght, Alper Ilkbahar, Christopher S. Moore, David R. Friedman
-
Patent number: 6424581Abstract: A write-once memory device includes a memory array controller and an electronically resetable flag. The memory array controller prevents writing and erasing from a write-once memory array unless the flag is in a selected state. The memory device is used with a data storage system that automatically determines whether a memory device installed in the data storage system is a write-once memory, and then automatically sends a recognition signal to the memory device once it has been determined to be a write-once memory. The memory device (1) automatically sets the flag in response to the recognition signal, (2) automatically refuses to implement write and erase commands prior to receipt of the recognition signal and setting of the flag, and (3) implements write and erase commands subsequent to receipt of the recognition signal and setting of the flag. The memory device implements nondestructive commands such as read and status commands regardless of the state of the flag.Type: GrantFiled: August 14, 2000Date of Patent: July 23, 2002Assignee: Matrix Semiconductor, Inc.Inventors: Derek J. Bosch, Christopher S. Moore, Daniel C. Steere, J. James Tringali