Abstract: A distributed tester method and system communicates test recipes for testing electronic devices from a host computer over a network to a test site. The test site translates test recipes into test instructions for execution by a test engine that determines the status of the electronic device. For instance, in a tester for testing memory, a test recipe is defined and stored with a host computer to determine test data for storage on the memory device under test at the test site. The host computer controls execution of the test recipe over the network. The test recipe is defined and stored in an XML formatted data file transmitted over the network to a processor at the test site. The test site processor translates the XML formatted data into test instructions for execution by a test engine. The test engine determines whether the memory device under test accurately stores data and provides the results, such as erroneously stored data, to the host computer through the network.

Abstract: A distributed tester method and system communicates test recipes for testing electronic devices from a host computer over a network to a test site. The test site translates test recipes into test instructions for execution by a test engine that determines the status of the electronic device. For instance, in a tester for testing memory, a test recipe is defined and stored with a host computer to determine test data for storage on the memory device under test at the test site. The host computer controls execution of the test recipe over the network. The test recipe is defined and stored in an XML formatted data file transmitted over the network to a processor at the test site. The test site processor translates the XML formatted data into test instructions for execution by a test engine. The test engine determines whether the memory device under test accurately stores data and provides the results, such as erroneously stored data, to the host computer through the network.

Abstract: A time conserving method of identifying width, depth, access time, control line configurations, and part type of any of a plurality of different synchronous memories. A nested loop process is used to develop, and apply to a synchronous memory being identified, trial control line configurations taken from ordered entries of tables representative of the plurality of synchronous memories. The width, depth, control line configurations, and part type are determined from the responses evoked from the synchronous memory being identified. The delay between a read command issued by the test system CPU and a reading of bit patterns from the synchronous memory is incremented in finite steps in successive write/read iterations until the bit pattern read is identified to the bit pattern written into the synchronous memory, thereby identifying the access time of the synchronous memory.

Abstract: A digital programmable delay which provides a series of pulses that are programmed in both pulse latency and trigger latency to control the operation of a memory module test system.

Abstract: A tester for use with a device under test includes a processor, a signal timing editor to create representations of signal waveforms and associated times, and a test program executable on the processor that schedules events based on information from the signal timing editor. The test program schedules different delays for the events to compensate for variations in time delays between different signals coupled to the device under test.

Abstract: An automated, portable, and time conservative memory test system for identifying test parameters including type, control line configuration, depth, width, access time, and burst features of any one of a wide variety of synchronous memories including SDRAMs and SGRAMs, and whether an IC chip, bank, board or module, without requiring hardware modifications or additions to the memory device being identified, and without requiring storage of test patterns or characterizing, data in the memory device.

Abstract: An automated, portable, and time conservative memory test system for identifying test parameters including type, control line configuration, depth, width, access time, and burst features of any one of a wide variety of synchronous memories including SDRAMs and SGRAMs, and whether an IC chip, bank, board or module, without requiring hardware modifications or additions to the memory device being identified, and without requiring storage of test patterns or characterizing data in the memory device.

Abstract: An automated, portable, and time conservative memory test system for identifying test parameters including type, control line configuration, depth, width, access time, and burst features of any one of a wide variety of synchronous memories including SDRAMs and SGRAMs, and whether an IC chip, bank, board or module, without requiring hardware modifications or additions to the memory device being identified, and without requiring storage of test patterns or characterizing data in the memory device.

Abstract: A nested loop method for use in a memory test system to identify the width, depth, control line configuration, and part type of a synchronous memory, wherein bit patterns are retrieved from tables representative of a plurality of synchronous memories during execution of nested loops, from outer loop to inner loop, in the order of bank loop, RE loop, CE loop, CS loop, DQMB loop, and part type loop, and bits of an entry of a table occurring after a given entry are either a member of a superset or do not intersect bits of previous entries, and bits of an entry preceding the given entry are either a member of a subset or do not intersect bits of the given entry.

Abstract: 5-Acylamino-1,2,4-triazole-3-sulfonamides, which are useful intermediates for the preparation of 1,2,4-triazolo[1,5-a]pyrimidine-2-sulfonamide herbicides are prepared from 5-amino-3-mercapto-1,2,4-triazole by sequential acylation to 5-acylamino-3-mercapto-1,2,4-triazoles, chlorination to 5-acylamino-3-chlorosulfonyl-1,2,4-triazoles, and condensation with substituted anilines to 5-acylamino-1,2,4-triazole-3-sulfonamides. 5-Acylamino-3-chlorosulfonyl-1,2,4-triazole compounds are key intermediates in the process.

Abstract: 5-Acylamino-1,2,4-triazole-3-sulfonamides, which are useful intermediates for the preparation of 1,2,4-triazolo[1,5-a]pyrimidine-2-sulfonamide herbicides are prepared from 5-amino-3-mercapto-1,2,4-triazole by sequential acylation to 5-acylamino-3-mercapto-1,2,4-triazoles, chlorination to 5-acylamino-3-chlorosulfonyl-1,2,4-triazoles, and condensation with substituted anilines to 5-acylamino-1,2,4-triazole-3-sulfonamides. 5-Acylamino-3-chlorosulfonyl-1,2,4-triazole compounds are key intermediates in the process.

Abstract: 5-Amino-l,2,4-triazole-3-sulfonamides, which are intermediates for substituted 1,2,4-triazolo-[1,5-a]pyrimidine-2-sulfonamide herbicides are prepared in two steps from 5-amino-3-mercapto-1,2,4-triazole by chlorination in a medium containing an aqueous acid to obtain 5-amino-3-chlorosulfonyl-1,2,4-triazole and subsequent condensation of this intermediate with substituted anilines. The condensation reaction takes place either in the presence or absence of an acid scavenging base.

Abstract: 5-Amino-1,2,4-triazole-3-sulfonamides, which are intermediates for substituted 1,2,4-triazolo[1,5-a]pyrimidine-2-sulfonamide herbicides are prepared in two steps from 5-amino-3-mercapto-1,2,4-triazole by chlorination in a medium containing an aqueous acid to obtain 5-amino-3-chlorosulfonyl-1,2,4-triazole and subsequent condensation of this intermediate with substituted anilines. The condensation reaction takes place either in the presence or absence of an acid scavenging base.

Abstract: 3,4-Difluorobenzotrifluoride is prepared by contacting a 3,4-dihalobenzotrifluoride with an effective amount of KF or CsF in a polar aprotic solvent at an elevated temperature under substantially anhydrous conditions. The product can be removed as it is formed or the reaction may be run at the autogenous pressures generated by the reaction mixture in a sealed reactor.