Patents by Inventor Jae M. Park
Jae M. Park has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140145329Abstract: A method includes applying a final etch-resistant material to an in-process substrate so that the final etch-resistant material at least partially covers first microcontact portions integral with the substrate and projecting upwardly from a surface of the substrate, and etching the surface of the substrate so as to leave second microcontact portions below the first microcontact portions and integral therewith, the final etch-resistant material at least partially protecting the first microcontact portions from etching during the further etching step. A microelectronic unit includes a substrate, and a plurality of microcontacts projecting in a vertical direction from the substrate, each microcontact including a base region adjacent the substrate and a tip region remote from the substrate, each microcontact having a horizontal dimension which is a first function of vertical location in the base region and which is a second function of vertical location in the tip region.Type: ApplicationFiled: January 30, 2014Publication date: May 29, 2014Applicant: TESSERA, INC.Inventors: Belgacem Haba, Yoichi Kubota, Teck-Gyu Kang, Jae M. Park
-
Patent number: 8641913Abstract: A method includes applying a final etch-resistant material to an in-process substrate so that the final etch-resistant material at least partially covers first microcontact portions integral with the substrate and projecting upwardly from a surface of the substrate, and etching the surface of the substrate so as to leave second microcontact portions below the first microcontact portions and integral therewith, the final etch-resistant material at least partially protecting the first microcontact portions from etching during the further etching step. A microelectronic unit includes a substrate, and a plurality of microcontacts projecting in a vertical direction from the substrate, each microcontact including a base region adjacent the substrate and a tip region remote from the substrate, each microcontact having a horizontal dimension which is a first function of vertical location in the base region and which is a second function of vertical location in the tip region.Type: GrantFiled: March 13, 2007Date of Patent: February 4, 2014Assignee: Tessera, Inc.Inventors: Belgacem Haba, Yoichi Kubota, Teck-Gyu Kang, Jae M. Park
-
Patent number: 8604348Abstract: A packaged microelectronic element includes connection component incorporating a dielectric layer (22) carrying traces (58) remote from an outer surface (26), posts (48) extending from the traces and projecting beyond the outer surface of the dielectric, and pads (30) exposed at the outer surface of the dielectric layer, the pads being connected to the posts by the traces. The dielectric element overlies the front surface of a microelectronic element, and contacts (74) exposed on the front surface of the microelectronic element are connected to the pads by elongated leads (76) such as wire bonds. Methods of making the connection component are also disclosed.Type: GrantFiled: June 8, 2011Date of Patent: December 10, 2013Assignee: Tessera, Inc.Inventors: Yoichi Kubota, Teck-Gyu Kang, Jae M. Park, Belgacem Haba
-
Patent number: 8207604Abstract: A microelectronic package includes a mounting structure, a microelectronic element associated with the mounting structure, and a plurality of conductive posts physically connected to the mounting structure and electrically connected to the microelectronic element. The conductive posts project from the mounting structure in an upward direction, at least one of the conductive posts being an offset post. Each offset post has a base connected to the mounting structure, the base of each offset post defining a centroid. Each offset post also defines an upper extremity having a centroid, the centroid of the upper extremity being offset from the centroid of the base in a horizontal offset direction transverse to the upward direction. The mounting structure is adapted to permit tilting of each offset post about a horizontal axis so that the upper extremities may wipe across a contact pad of an opposing circuit board.Type: GrantFiled: November 10, 2004Date of Patent: June 26, 2012Assignee: Tessera, Inc.Inventors: Belgacem Haba, Masud Beroz, Giles Humpston, Jae M. Park
-
Patent number: 8046912Abstract: A packaged microelectronic element includes connection component incorporating a dielectric layer (22) carrying traces (58) remote from an outer surface (26), posts (48) extending from the traces and projecting beyond the outer surface of the dielectric, and pads (30) exposed at the outer surface of the dielectric layer, the pads being connected to the posts by the traces. The dielectric element overlies the front surface of a microelectronic element, and contacts (74) exposed on the front surface of the microelectronic element are connected to the pads by elongated leads (76) such as wire bonds. Methods of making the connection component are also disclosed.Type: GrantFiled: January 16, 2009Date of Patent: November 1, 2011Assignee: Tessera, Inc.Inventors: Yoichi Kubota, Teck-Gyu Kang, Jae M. Park, Belgacem Haba
-
Publication number: 20110260320Abstract: A packaged microelectronic element includes connection component incorporating a dielectric layer (22) carrying traces (58) remote from an outer surface (26), posts (48) extending from the traces and projecting beyond the outer surface of the dielectric, and pads (30) exposed at the outer surface of the dielectric layer, the pads being connected to the posts by the traces. The dielectric element overlies the front surface of a microelectronic element, and contacts (74) exposed on the front surface of the microelectronic element are connected to the pads by elongated leads (76) such as wire bonds. Methods of making the connection component are also disclosed.Type: ApplicationFiled: June 8, 2011Publication date: October 27, 2011Applicant: TESSERA, INC.Inventors: Yoichi Kubota, Teck-Gyu Kang, Jae M. Park, Belgacem Haba
-
Patent number: 7763983Abstract: A method of manufacturing a microelectronic package. The method includes the steps of attaching at least one microelectronic element to a tape having upper terminals projecting upwardly from an upper surface of a dielectric layer, so that top surfaces of the terminals are disposed coplanar with or above a top surface of the microelectronic element after the attaching step, electrically connecting the microelectronic element to at least some of the upper terminals; and further includes the step of applying an encapsulant to cover at least a portion of the upper surface of the dielectric layer, leaving the upper terminals surfaces of the terminals exposed.Type: GrantFiled: July 2, 2007Date of Patent: July 27, 2010Assignee: Tessera, Inc.Inventors: Kenneth Allen Honer, Jae M. Park
-
Patent number: 7659617Abstract: Substrates having integrated rigid and flexible regions and methods of fabricating such substrates are disclosed. The substrates may advantageously be used for mounting semiconductor chips used in flexible microelectronic assemblies.Type: GrantFiled: November 30, 2006Date of Patent: February 9, 2010Assignee: Tessera, Inc.Inventors: Teck-Gyu Kang, Jae M. Park, Yoichi Kubota
-
Publication number: 20090133254Abstract: A packaged microelectronic element includes connection component incorporating a dielectric layer (22) carrying traces (58) remote from an outer surface (26), posts (48) extending from the traces and projecting beyond the outer surface of the dielectric, and pads (30) exposed at the outer surface of the dielectric layer, the pads being connected to the posts by the traces. The dielectric element overlies the front surface of a microelectronic element, and contacts (74) exposed on the front surface of the microelectronic element are connected to the pads by elongated leads (76) such as wire bonds. Methods of making the connection component are also disclosed.Type: ApplicationFiled: January 16, 2009Publication date: May 28, 2009Applicant: Tessera, Inc.Inventors: Yoichi Kubota, Teck-Gyu Kang, Jae M. Park, Belgacem Haba
-
Patent number: 7495179Abstract: A packaged microelectronic element includes connection component incorporating a dielectric layer (22) carrying traces (58) remote from an outer surface (26), posts (48) extending from the traces and projecting beyond the outer surface of the dielectric, and pads (30) exposed at the outer surface of the dielectric layer, the pads being connected to the posts by the traces. The dielectric element overlies the front surface of a microelectronic element, and contacts (74) exposed on the front surface of the microelectronic element are connected to the pads by elongated leads (76) such as wire bonds. Methods of making the connection component are also disclosed.Type: GrantFiled: June 24, 2005Date of Patent: February 24, 2009Assignee: Tessera, Inc.Inventors: Yoichi Kubota, Teck-Gyu Kang, Jae M. Park, Belgacem Haba
-
Publication number: 20090008795Abstract: A method of manufacturing a microelectronic package. The method includes the steps of attaching at least one microelectronic element to a tape having upper terminals projecting upwardly from an upper surface of a dielectric layer, so that top surfaces of the terminals are disposed coplanar with or above a top surface of the microelectronic element after the attaching step, electrically connecting the microelectronic element to at least some of the upper terminals; and further includes the step of applying an encapsulant to cover at least a portion of the upper surface of the dielectric layer, leaving the upper terminals surfaces of the terminals exposed.Type: ApplicationFiled: July 2, 2007Publication date: January 8, 2009Applicant: Tessera, Inc.Inventors: Kenneth Allen Honer, Jae M. Park
-
Publication number: 20080185705Abstract: A microelectronic package includes a microelectronic element having a first face including contacts, and a flexible substrate having a first surface and a second surface, conductive posts projecting from the first surface and conductive terminals accessible at the second surface, at least some of the conductive terminals and the conductive posts being electrically interconnected and at least some of the conductive terminals being offset from the conductive posts. The first surface of the flexible substrate is juxtaposed with the first face of the microelectronic element so that the conductive posts project from the flexible substrate toward the first face of the microelectronic element. The conductive posts are electrically interconnected with the contacts of the microelectronic element and at least some of the conductive terminals are movable relative to the microelectronic element.Type: ApplicationFiled: August 23, 2007Publication date: August 7, 2008Applicant: Tessera, Inc.Inventors: Philip R. Osborn, Belgacem Haba, Ellis Chau, Giles Humpston, Masud Beroz, Teck-Gyu Kang, Dat Nghe Duong, Jae M. Park, Jesse Burl Thompson, Richard Dewitt Crisp
-
Patent number: 7397068Abstract: A light assembly for use with a low voltage power source. The light assembly semiconductor photo-emitters are electrically in series with a higher forward voltage drop than the associated low voltage power supply. To provide the necessary voltage the light assembly includes a current regulated step-up DC/DC converter. The semiconductor photo-emitters that are electrically in series are in the form of a monolithic light emitting diode array with a plurality of light emitting diode elements electrically and mechanically in series with a conductive, rigid bond region between the cathode region of the first light emitting diode element and the anode region of the second light emitting diode element. The first and second light emitting diode elements may differ in band gaps to emit different colors, that are additive to a non-primary color, such as white.Type: GrantFiled: December 9, 2004Date of Patent: July 8, 2008Assignee: Tessera, Inc.Inventors: Jae M. Park, Teck-Gyu Kang
-
Publication number: 20080128886Abstract: Substrates having integrated rigid and flexible regions and methods of fabricating such substrates are disclosed. The substrates may advantageously be used for mounting semiconductor chips used in flexible microelectronic assemblies.Type: ApplicationFiled: November 30, 2006Publication date: June 5, 2008Applicant: Tessera, Inc.Inventors: Teck-Gyu Kang, Jae M. Park, Yoichi Kubota
-
Patent number: 7368695Abstract: An image sensor package is disclosed that reduces the overall size of known image sensor packages. The image sensor package includes an image sensor and image sensor controller that are arranged on a substrate so that the surfaces of the image sensor and image sensor controller are directly adjacent one another. A package in accordance with the present invention reduces the amount of space in the package by allowing at least one surface of the image sensor controller and at least one surface of the image sensor to be directly attached or connected to one another. Electrical conductive material in the nature of anisotropic conductive materials is also preferably applied to the substrate in the form of an adhesive layer to allow for the image sensor controller and the image sensor to be in electrical communication with one another.Type: GrantFiled: May 3, 2005Date of Patent: May 6, 2008Assignee: Tessera, Inc.Inventors: Teck-Gyu Kang, Michael Estrella, Jae M. Park, Kenneth Robert Thompson, Craig S. Mitchell, Belgacem Haba
-
Patent number: 7304376Abstract: A microelectronic element such as a semiconductor chip has springs such as coil springs bonded to contacts so that the springs serve as electrical connections to a circuit panel. The unit can be tested readily and can be surface-mounted to a circuit panel by bonding the distal ends of the springs, remote from the microelectronic element, to the panel. The springs can also serve as antennas so as to provide a miniaturized phased array.Type: GrantFiled: July 28, 2004Date of Patent: December 4, 2007Assignee: Tessers, Inc.Inventors: Belgacem Haba, Jae M. Park, Teck-Gyu Kang, Nicholas J. Colella
-
Patent number: 7268304Abstract: A connection component for a semiconductor chip includes a substrate having a gap over which extends a plurality of parallel spaced apart leads. The ends of the leads are adhered to the substrate either by being bonded to contacts or being embedded in the substrate. The connection component can be formed, in one embodiment, by stitch bonding wire leads across the gap. In another embodiment, a prefabricated lead assembly supporting spaced apart parallel leads is juxtaposed and transferred to the substrate. The connection component is juxtaposed overlying a semiconductor chip whereby leads extending over the gap may have one end detached and bonded to an underlying chip contact.Type: GrantFiled: April 21, 2005Date of Patent: September 11, 2007Assignee: Tessera, Inc.Inventors: Masud Beroz, Jae M. Park, Belgacem Haba, Fion Tan, Philip R. Osborn
-
Patent number: 7176506Abstract: A radio frequency chip package is formed by assembling a connecting element such as a circuit board or flexible circuit tape having chips thereon with a bottom plane element such as a lead frame incorporating a large thermally-conductive plate and leads projecting upwardly from the plane of the plate. The assembly step places the rear surfaces of the chips on the bottom side of the connecting element into proximity with the thermal conductor and joins the conductive traces on the connecting element with the leads. The resulting assembly is encapsulated, leaving terminals at the bottom ends of the leads exposed. The encapsulated assembly may be surface-mounted to a circuit board. The leads provide robust electrical connections between the connecting element and the circuit board.Type: GrantFiled: December 24, 2003Date of Patent: February 13, 2007Assignee: Tessera, Inc.Inventors: Masud Beroz, Michael Warner, Lee Smith, Glenn Urbish, Teck-Gyu Kang, Jae M. Park, Yoichi Kubota
-
Patent number: 7053485Abstract: A microelectronic package is made by a process which includes folding a substrate. Alignment elements on different parts of the substrate engage one another during the folding process to position the parts of the substrate precisely relative to one another. One or more of the alignment elements may be a mass of an overmolding encapsulant covering a chip.Type: GrantFiled: August 13, 2003Date of Patent: May 30, 2006Assignee: Tessera, Inc.Inventors: Kyong-Mo Bang, Teck-Gyu Kang, Jae M. Park
-
Publication number: 20040238857Abstract: A radio frequency chip package is formed by assembling a connecting element such as a circuit board or flexible circuit tape having chips thereon with a bottom plane element such as a lead frame incorporating a large thermally-conductive plate and leads projecting upwardly from the plane of the plate. The assembly step places the rear surfaces of the chips on the bottom side of the connecting element into proximity with the thermal conductor and joins the conductive traces on the connecting element with the leads. The resulting assembly is encapsulated, leaving terminals at the bottom ends of the leads exposed. The encapsulated assembly may be surface-mounted to a circuit board. The leads provide robust electrical connections between the connecting element and the circuit board.Type: ApplicationFiled: December 24, 2003Publication date: December 2, 2004Applicant: Tessera, Inc.Inventors: Masud Beroz, Michael Warner, Lee Smith, Glenn Urbish, Teck-Gyu Kang, Jae M. Park, Yoichi Kubota