Patents by Inventor Jaideep Moses
Jaideep Moses has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9128842Abstract: A processor is described having cache circuitry and logic circuitry. The logic circuitry is to manage the entry and removal of cache lines from the cache circuitry. The logic circuitry includes storage circuitry and control circuitry. The storage circuitry is to store information identifying a set of cache lines within the cache that are in a modified state. The control circuitry is coupled to the storage circuitry to receive the information from the storage circuitry, responsive to a signal to flush the cache, and determine addresses of the cache therefrom so that the set of cache lines are read from the cache so as to avoid reading cache lines from the cache that are in an invalid or a clean state.Type: GrantFiled: September 28, 2012Date of Patent: September 8, 2015Assignee: Intel CorporationInventors: Jaideep Moses, Ravishankar Iyer, Rameshkumar G. Illikkal, Sadagopan Srinivasan
-
Publication number: 20150087323Abstract: Certain embodiments herein are directed to managing wireless spectrum, which may include recommending or transmitting spectrum usage changes to one or more wireless devices. A spectrum management system comprising one or more computers may receive spectrum usage information associated with one or more wireless devices. The spectrum management system may generate a spectrum usage map based on the received information. Based on the spectrum usage map, a spectrum usage change is determined and transmitted to one or more wireless devices. The wireless devices may change their operation in accordance with the spectrum usage change.Type: ApplicationFiled: September 24, 2013Publication date: March 26, 2015Inventors: Srikathyayani Srikanteswara, Carlos Cordeiro, Kerstin Johnsson, Anthony Lamarca, Jaideep Moses, Wen-Ling Huang, Christian Maciocco, Shilpa Talwar, Meiyuan Zhao, Jeffrey Foerster, Xue Yang
-
Patent number: 8984311Abstract: Embodiments of systems, apparatuses, and methods for energy-efficient operation of a device are described. In some embodiments, a cache performance indicator of a cache is monitored, and a set of one or more cache performance parameters based on the cache performance indicator is determined. The cache is dynamically resized to an optimal cache size based on a comparison of the cache performance parameters to their energy-efficient targets to reduce power consumption.Type: GrantFiled: December 30, 2011Date of Patent: March 17, 2015Assignee: Intel CorporationInventors: Jaideep Moses, Rameshkumar G. Illikkal, Ravishankar Iyer, Jared E. Bendt, Sadagopan Srinivasan, Andrew J. Herdrich, Ashish V. Choubal, Avinash N. Ananthakrishnan, Vijay S. R. Degalahal
-
Publication number: 20150072704Abstract: A mechanism is described for facilitating detection and communication of geo-locations for devices according to one embodiment. A method of embodiments, as described herein, includes tracking, at a first smart device, one or more devices including a second smart device, and first and second smart devices including a computing device, and establishing a first connection with the second smart device, establishing further comprising exchanging first location data between the first smart device and the second smart device, establishing further including communicating a first current location associated with the first smart device to the second smart device. The method may further include identifying a second current location associated with the second smart device. The second current location may be initially recorded and iteratively rewritten at a first local memory of the first smart device.Type: ApplicationFiled: September 11, 2013Publication date: March 12, 2015Inventors: Robert A. Colby, Jaideep Moses, Mats Agerstam, Roy Ramon, Raguraman Barathalwar
-
Publication number: 20150052239Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for context based spectrum management. A device may include a user preference determination module to determine a level-of-service preference of a user of the device, the preference associated with an application. The device may also include a user state determination module, to determine a state of the user, and a device capability determination module, to determine capabilities of the device. The device may further include an application programming interface (API) to provide the context to a cloud-based server configured to manage spectrum. The context includes the preference, the state and the capabilities. The API is further configured to receive content delivery options from the cloud-based server.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Inventors: Anthony G. Lamarca, Vallabhajosyula S. Somayazulu, Xue Yang, Denver H. Dash, Kerstin Johnsson, Jaideep Moses, Wen-Ling M. Huang, Omesh Tickoo, Jeffrey R. Foerster, Carlos Cordeiro, Christian Maciocco, Harry G. Skinner, Geoff O. Weaver, Xingang Guo, Maynard C. Falconer, Rahul C. Shah, Srikathyayani Srikanteswara
-
Publication number: 20150006667Abstract: This disclosure is directed to a dynamic data compression system. A device may request data comprising certain content from a remote resource. The remote resource may determine if any part of the content is identical or similar to content in other data and if the other data is already on the requesting device. Smart compression may then involve transmitting only the portions of the content not residing on the requesting device, which may combine the received portions of the content with the other data. In another example, a capturing device may capture at least one of an image or video. Smart compression may then involve transmitting only certain features of the image/video to the remote resource. The remote resource may determine image/video content based on the received features, and may perform an action based on the content. In addition, a determination whether to perform smart compression may be based on system/device conditions.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: Jeffrey R. FOERSTER, Jaideep MOSES, Geoff O. WEAVER, Anthony G. LAMARCA, Xue YANG, Kerstin JOHNSSON, Wen-Ling M. HUANG, Rahul C. SHAH, Harry G. SKINNER
-
Patent number: 8799902Abstract: A method and apparatus for throttling power and/or performance of processing elements based on a priority of software entities is herein described. Priority aware power management logic receives priority levels of software entities and modifies operating points of processing elements associated with the software entities accordingly. Therefore, in a power savings mode, processing elements executing low priority applications/tasks are reduced to a lower operating point, i.e. lower voltage, lower frequency, throttled instruction issue, throttled memory accesses, and/or less access to shared resources. In addition, utilization logic potentially trackes utilization of a resource per priority level, which allows the power manager to determine operating points based on the effect of each priority level on each other from the perspective of the resources themselves. Moreover, a software entity itself may assign operating points, which the power manager enforces.Type: GrantFiled: April 9, 2007Date of Patent: August 5, 2014Assignee: Intel CorporationInventors: Ramesh Kumar Illikkal, Ravishankar Iyer, Jaideep Moses, Don Newell, Tryggve Fossum
-
Publication number: 20140095691Abstract: In accordance with some embodiments, a cloud service provider may operate a data center in a way that dynamically reallocates resources across nodes within the data center based on both utilization and service level agreements. In other words, the allocation of resources may be adjusted dynamically based on current conditions. The current conditions in the data center may be a function of the nature of all the current workloads. Instead of simply managing the workloads in a way to increase overall execution efficiency, the data center instead may manage the workload to achieve quality of service requirements for particular workloads according to service level agreements.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Inventors: Mrittika Ganguli, Muthuvel M. I., Ananth S. Narayan, Jaideep Moses, Andrew J. Herdrich, Rahul Khanna
-
Publication number: 20140095794Abstract: A processor is described having cache circuitry and logic circuitry. The logic circuitry is to manage the entry and removal of cache lines from the cache circuitry. The logic circuitry includes storage circuitry and control circuitry. The storage circuitry is to store information identifying a set of cache lines within the cache that are in a modified state. The control circuitry is coupled to the storage circuitry to receive the information from the storage circuitry, responsive to a signal to flush the cache, and determine addresses of the cache therefrom so that the set of cache lines are read from the cache so as to avoid reading cache lines from the cache that are in an invalid or a clean state.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Inventors: Jaideep MOSES, Ravishankar IYER, Ramesh G. ILLIKKAL, Sadagopan SRINIVASAN
-
Publication number: 20130262902Abstract: In one embodiment, the present invention includes a method for receiving an interrupt from an accelerator, sending a resume signal directly to a small core responsive to the interrupt and providing a subset of an execution state of the large core to the first small core, and determining whether the small core can handle a request associated with the interrupt, and performing an operation corresponding to the request in the small core if the determination is in the affirmative, and otherwise providing the large core execution state and the resume signal to the large core. Other embodiments are described and claimed.Type: ApplicationFiled: September 6, 2011Publication date: October 3, 2013Inventors: Andrew J. Herdrich, Rameshkumar G. Illikkal, Ravishankar Iyer, Sadogopan Srinivasan, Jaideep Moses, Srihari Makineni
-
Publication number: 20120173907Abstract: Embodiments of systems, apparatuses, and methods for energy-efficient operation of a device are described. In some embodiments, a cache performance indicator of a cache is monitored, and a set of one or more cache performance parameters based on the cache performance indicator is determined. The cache is dynamically resized to an optimal cache size based on a comparison of the cache performance parameters to their energy-efficient targets to reduce power consumption.Type: ApplicationFiled: December 30, 2011Publication date: July 5, 2012Inventors: Jaideep MOSES, Rameshkumar G. Illikkal, Ravishankar Iyer, Jared E. Bendt, Sadagopan Srinivasan, Andrew J. Herdrich, Ashish V. Choubal, Avinash N. Ananthakrishnan, Vijay S.R. Degalahal
-
Publication number: 20110113200Abstract: Embodiments of an apparatus for controlling cache occupancy rates are presented. In one embodiment, an apparatus comprises a controller and monitor logic. The monitor logic determines a monitored occupancy rate associated with a first program class. The first controller regulates a first allocation probability corresponding to the first program class, based at least on the difference between a requested occupancy rate and the first monitored occupancy rate.Type: ApplicationFiled: November 10, 2009Publication date: May 12, 2011Inventors: Jaideep Moses, Rameshkumar G. Illikkal, Donald K. Newell, Ravishankar Iyer, Kostantinos Alsopos, Li Zhao
-
Patent number: 7921276Abstract: In one embodiment, the present invention includes a translation lookaside buffer (TLB) having storage locations each including a priority indicator field to store a priority level associated with an agent that requested storage of the data in the TLB, and an identifier field to store an identifier of the agent, where the TLB is apportioned according to a plurality of priority levels. Other embodiments are described and claimed.Type: GrantFiled: March 21, 2007Date of Patent: April 5, 2011Assignee: Intel CorporationInventors: Ramesh Illikkal, Hari Kannan, Ravishankar Iyer, Donald Newell, Jaideep Moses, Li Zhao
-
Patent number: 7895415Abstract: Apparatus and computing systems associated with cache sharing based thread control are described. One embodiment includes a memory to store a thread control instruction and a processor to execute the thread control instruction. The processor is coupled to the memory. The processor includes a first unit to dynamically determine a cache sharing behavior between threads in a multi-threaded computing system and a second unit to dynamically control the composition of a set of threads in the multi-threaded computing system. The composition of the set of threads is based, at least in part, on thread affinity as exhibited by cache-sharing behavior. The thread control instruction controls the operation of the first unit and the second unit.Type: GrantFiled: February 14, 2007Date of Patent: February 22, 2011Assignee: Intel CorporationInventors: Antonio Gonzalez, Josep M. Codina, Pedro Lopez, Fernando Latorre, Jose-Alejandro Pineiro, Enric Gibert, Jaume Abella, Jaideep Moses, Donald Newell, Ravishankar Iyer, Ramesh G. Illikkal, Srihari Makineni
-
Patent number: 7596662Abstract: In one embodiment, the present invention includes a method for incrementing a counter value associated with a cache line if the cache line is inserted into a first level cache, and storing the cache line into a second level cache coupled to the first level cache or a third level cache coupled to the second level cache based on the counter value, after eviction from the first level cache. Other embodiments are described and claimed.Type: GrantFiled: August 31, 2006Date of Patent: September 29, 2009Assignee: Intel CorporationInventors: Srihari Makineni, Jaideep Moses, Ravishankar Iyer, Ramesh Illikkal, Don Newell, Li Zhao
-
Publication number: 20090165004Abstract: In one embodiment, a method provides capturing resource monitoring information for a plurality of applications; accessing the resource monitoring information; and scheduling at least one of the plurality of applications on a selected processing core of a plurality of processing cores based, at least in part, on the resource monitoring information.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Inventors: Jaideep Moses, Don K. Newell, Ramesh Illikkal, Ravishankar Iyer, Srihari Makineni, Li Zhao, Scott Hahn, Tong N. Li, Padmashree Apparao
-
Publication number: 20080250415Abstract: A method and apparatus for throttling power and/or performance of processing elements based on a priority of software entities is herein described. Priority aware power management logic receives priority levels of software entities and modifies operating points of processing elements associated with the software entities accordingly. Therefore, in a power savings mode, processing elements executing low priority applications/tasks are reduced to a lower operating point, i.e. lower voltage, lower frequency, throttled instruction issue, throttled memory accesses, and/or less access to shared resources. In addition, utilization logic potentially trackes utilization of a resource per priority level, which allows the power manager to determine operating points based on the effect of each priority level on each other from the perspective of the resources themselves. Moreover, a software entity itself may assign operating points, which the power manager enforces.Type: ApplicationFiled: April 9, 2007Publication date: October 9, 2008Inventors: Ramesh Kumar Illikkal, Ravishankar Iyer, Jaideep Moses, Don Newell, Tryggve Fossum
-
Publication number: 20080244221Abstract: Embodiments of apparatuses, methods, and systems for exposing system topology to an execution environment are disclosed. In one embodiment, an apparatus includes execution cores and resources on a single integrated circuit, and topology logic. The topology logic is to populate a data structure with information regarding a relationship between the execution cores and the resources.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventors: Donald K. Newell, Jaideep Moses, Ravishankar Iyer, Rameshkumar G. Illikkal, Srihari Makineni
-
Publication number: 20080235487Abstract: In one embodiment, the present invention includes a translation lookaside buffer (TLB) having storage locations each including a priority indicator field to store a priority level associated with an agent that requested storage of the data in the TLB, and an identifier field to store an identifier of the agent, where the TLB is apportioned according to a plurality of priority levels. Other embodiments are described and claimed.Type: ApplicationFiled: March 21, 2007Publication date: September 25, 2008Inventors: Ramesh Illikkal, Hari Kannan, Ravishankar Iyer, Donald Newell, Jaideep Moses, Li Zhao
-
Publication number: 20080195849Abstract: Apparatus and computing systems associated with cache sharing based thread control are described. One embodiment includes a memory to store a thread control instruction and a processor to execute the thread control instruction. The processor is coupled to the memory. The processor includes a first unit to dynamically determine a cache sharing behavior between threads in a multi-threaded computing system and a second unit to dynamically control the composition of a set of threads in the multi-threaded computing system. The composition of the set of threads is based, at least in part, on thread affinity as exhibited by cache-sharing behavior. The thread control instruction controls the operation of the first unit and the second unit.Type: ApplicationFiled: February 14, 2007Publication date: August 14, 2008Inventors: Antonio Gonzalez, Josep M. Codina, Pedro Lopez, Fernando Latorre, Jose-Alejandro Pineiro, Enric Gibert, Jaume Abella, Jaideep Moses, Donald Newell, Ravishankar Iyer, Ramesh G. Illikkal, Srihari Makineni