Patents by Inventor James A. Welker
James A. Welker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11279105Abstract: A method of making a waveguiding optical component includes processing a polymer optical material to form a billet having an axis of light transmission and having residual stress maintaining a transverse extent of the billet; placing the billet into a mold, the mold being configured to constrain transverse expansion of the billet according to a desired shape of the waveguiding optical component; and heating the billet in the mold to induce relaxation of the residual stress and corresponding transverse expansion of the billet, thereby forming the billet into the waveguiding optical component with the desired shape. An alternative method begins with a collection of individual canes or fiber segments which are fused during the heating process, bypassing a separate process of forming a billet.Type: GrantFiled: June 20, 2019Date of Patent: March 22, 2022Assignee: Incom, Inc.Inventors: David James Welker, Kenneth Christopher Nardone, Evan Franklin DeBlander, Eric Robert Davidson
-
Patent number: 10884142Abstract: A method of making a transverse Anderson localization (TAL) element includes mixing pellets together to make a mixture, the pellets being of two or more distinct materials having respective wave speeds effective to provide Anderson guiding. The mixture is fused to make a preform which has respective pellet-size areas of the distinct materials corresponding to the pellets in the mixture. One or more stretching operations is performed to stretch the preform into the TAL element.Type: GrantFiled: October 19, 2018Date of Patent: January 5, 2021Assignee: Incom, Inc.Inventor: David James Welker
-
Publication number: 20200124746Abstract: A method of making a transverse Anderson localization (TAL) element includes mixing pellets together to make a mixture, the pellets being of two or more distinct materials having respective wave speeds effective to provide Anderson guiding. The mixture is fused to make a preform which has respective pellet-size areas of the distinct materials corresponding to the pellets in the mixture. One or more stretching operations is performed to stretch the preform into the TAL element.Type: ApplicationFiled: October 19, 2018Publication date: April 23, 2020Inventor: David James Welker
-
Publication number: 20190389162Abstract: A method of making a waveguiding optical component includes processing a polymer optical material to form a billet having an axis of light transmission and having residual stress maintaining a transverse extent of the billet; placing the billet into a mold, the mold being configured to constrain transverse expansion of the billet according to a desired shape of the waveguiding optical component; and heating the billet in the mold to induce relaxation of the residual stress and corresponding transverse expansion of the billet, thereby forming the billet into the waveguiding optical component with the desired shape. An alternative method begins with a collection of individual canes or fiber segments which are fused during the heating process, bypassing a separate process of forming a billet.Type: ApplicationFiled: June 20, 2019Publication date: December 26, 2019Inventors: David James Welker, Kenneth Christopher Nardone, Evan Franklin DeBlander, Eric Robert Davidson
-
Patent number: 10366005Abstract: Methods and systems for accessing a memory are provided. One method of accessing a memory includes generating a memory access profile for accesses to a memory array. A memory controller coupled to the memory array is configured using the generated memory access profile. After configuring the memory controller, accesses to the memory array are interleaved based on the memory access profile.Type: GrantFiled: May 20, 2016Date of Patent: July 30, 2019Assignee: NXP USA, INC.Inventors: Arup Chakraborty, Mazyar Razzaz, James A. Welker
-
Patent number: 10052831Abstract: A wave guide face plate for transmitting an image formed in a scintillating material included as part of a transmitting medium is disclosed. The transmitting medium includes a random distribution of different refractive index regions in two orthogonal dimensions, and an essentially consistent refractive index in a third orthogonal dimension. The third orthogonal direction is aligned with a transmission axis of the wave transmitter extending from an input location to a wave detector location. The transmission efficiency of the wave guide faceplate is improved in situations where the entry angle of the input radiation is different from the axis of the wave transmitter as compared to conventional faceplates.Type: GrantFiled: July 18, 2016Date of Patent: August 21, 2018Assignee: Incom, Inc.Inventors: David James Welker, Eric Robert Davidson, Kristopher Alan Baur, Stephan Patrick Nelsen, Evan Franklin DeBlander, Zachary David Welker
-
Publication number: 20170336973Abstract: Methods and systems for accessing a memory are provided. One method of accessing a memory includes generating a memory access profile for accesses to a memory array. A memory controller coupled to the memory array is configured using the generated memory access profile. After configuring the memory controller, accesses to the memory array are interleaved based on the memory access profile.Type: ApplicationFiled: May 20, 2016Publication date: November 23, 2017Inventors: Arup Chakraborty, MAZYAR RAZZAZ, JAMES A. WELKER
-
Publication number: 20170016996Abstract: A wave guide face plate for transmitting an image formed in a scintillating material included as part of a transmitting medium is disclosed. The transmitting medium includes a random distribution of different refractive index regions in two orthogonal dimensions, and an essentially consistent refractive index in a third orthogonal dimension. The third orthogonal direction is aligned with a transmission axis of the wave transmitter extending from an input location to a wave detector location. The transmission efficiency of the wave guide faceplate is improved in situations where the entry angle of the input radiation is different from the axis of the wave transmitter as compared to conventional faceplates.Type: ApplicationFiled: July 18, 2016Publication date: January 19, 2017Inventors: David James Welker, Eric Robert Davidson, Kristopher Alan Baur, Stephan Patrick Nelsen, Evan Franklin DeBlander, Zachary David Welker
-
Patent number: 9437277Abstract: An integrated circuit includes enable circuitry coupled to receive transmit data and configured to set a clock enable to a first logic state when a data value of the transmit data changes to a different logic state. The circuit also includes clock control circuitry coupled to receive the clock enable and a data rate clock and configured to provide a filtered data rate clock, wherein the data rate clock is provided as the filtered data rate clock while the clock enable is the first logic state. The circuit also includes a flip flop having a clock input coupled to receive the filtered data rate clock, a data output coupled to provide final transmit data in response to the filtered data rate clock, and an inverting data input coupled to the data output, wherein the final transmit data corresponds to a first delayed version of the transmit data.Type: GrantFiled: May 21, 2015Date of Patent: September 6, 2016Assignee: Freescale Semiconductor, Inc.Inventors: James A. Welker, Joshua Siegel
-
Patent number: 9437326Abstract: A tool for testing a double data rate (“DDR”) memory controller to ensure that data strobe transitions are aligned with data eyes to achieve a desired data integrity during data transfers between the memory controller and the memories. After the memory controller completes its training sequence during the initialization process, the tool sweeps the data strobe transition across the data eye. At each timing step during the sweep, several tests may be conducted to check for integrity of functionality. The tool thus generates a pass/fail margin table. The locations of the data strobe transitions selected by the memory controller during its previously run training sequence are then added to this tool-generated margin table. The result is essentially a pseudo data eye, reconstructed including the data strobe transition with the data eye.Type: GrantFiled: June 12, 2014Date of Patent: September 6, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Mazyar Razzaz, Kenneth R. Burch, James A. Welker
-
Patent number: 9423972Abstract: A data processing system includes a command buffer and control circuitry. The command buffer is configured to store pending write requests to a memory in which each pending write request has corresponding write data. The control circuitry is configured to select a pending write request from an entry of the command buffer and send the selected write request to the memory. The selected write request is a partial write request having first write data stored in the entry. Sending the selected write request includes performing a read-modify-write (RMW), wherein the control circuitry is configured to, after a read operation of the RMW, update the pending write request in the entry from a partial write request to a full write request.Type: GrantFiled: November 17, 2014Date of Patent: August 23, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: James A. Welker, Jose M. Nunez
-
Publication number: 20160139837Abstract: A data processing system includes a command buffer and control circuitry. The command buffer is configured to store pending write requests to a memory in which each pending write request has corresponding write data. The control circuitry is configured to select a pending write request from an entry of the command buffer and send the selected write request to the memory. The selected write request is a partial write request having first write data stored in the entry. Sending the selected write request includes performing a read-modify-write (RMW), wherein the control circuitry is configured to, after a read operation of the RMW, update the pending write request in the entry from a partial write request to a full write request.Type: ApplicationFiled: November 17, 2014Publication date: May 19, 2016Inventors: JAMES A. WELKER, JOSE M. NUNEZ
-
Publication number: 20150364212Abstract: A tool for testing a double data rate (“DDR”) memory controller to ensure that data strobe transitions are aligned with data eyes to achieve a desired data integrity during data transfers between the memory controller and the memories. After the memory controller completes its training sequence during the initialization process, the tool sweeps the data strobe transition across the data eye. At each timing step during the sweep, several tests may be conducted to check for integrity of functionality. The tool thus generates a pass/fail margin table. The locations of the data strobe transitions selected by the memory controller during its previously run training sequence are then added to this tool-generated margin table. The result is essentially a pseudo data eye, reconstructed including the data strobe transition with the data eye.Type: ApplicationFiled: June 12, 2014Publication date: December 17, 2015Inventors: MAZYAR RAZZAZ, KENNETH R. BURCH, JAMES A. WELKER
-
Patent number: 8572322Abstract: A data processing system employs a scheduler to schedule pending memory access requests and a memory controller to service scheduled pending memory access requests. The memory access requests are asynchronously scheduled with respect to the clocking of the memory. The scheduler is operated using a clock signal with a frequency different from the frequency of the clock signal used to operate the memory controller. The clock signal used to clock the scheduler can have a lower frequency than the clock used by a memory controller. As a result, the scheduler is able to consider a greater number of pending memory access requests when selecting the next pending memory access request to be submitted to the memory for servicing and thus the resulting sequence of selected memory access requests is more likely to be optimized for memory access throughput.Type: GrantFiled: March 29, 2010Date of Patent: October 29, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Kun Xu, David B Kramer, James A. Welker
-
Patent number: 8300464Abstract: A memory controller comprises a multiplexer, a first-in, first-out memory (FIFO), a comparator, and a detection and adjustment circuit. The multiplexer receives a clock signal, a reference voltage, and a gating signal. The FIFO has a clock input coupled to an output of the multiplexer and a data input that receives data from a memory. The comparator has a first input coupled to an output of the FIFO, and a second input coupled to receive a calibration pattern. The calibration pattern is predetermined to match with a first portion of data from the FIFO, and is predetermined to not match with a second portion of data from the FIFO. The detection and adjustment circuit detects if a transition from the first portion to the second portion occurs within a predetermined time period. If the transition is not detected within the time period, a timing of the gating signal is adjusted.Type: GrantFiled: April 13, 2010Date of Patent: October 30, 2012Assignee: Freescale Semiconductor, Inc.Inventors: James A. Welker, Jose M. Nunez
-
Patent number: 8117483Abstract: A memory controller performs a read test for each of a plurality of memory devices to generate a read delay time of each memory device. There is a prime memory device and a subset of memory devices. For each memory device of the subset, the read delay time for the prime memory device is compared with the read delay time of each memory device of the subset of memory devices to generate a differential delay for each memory device of the subset. For each subset memory device, a write test start time of the prime memory device is combined with a differential delay of each memory device to generate a write test start time for the each memory device. A write test for each memory device uses the write test start time for each subset memory device to generate a write launch time for each subset memory device.Type: GrantFiled: May 13, 2009Date of Patent: February 14, 2012Assignee: Freescale Semiconductor, Inc.Inventors: James A. Welker, Michael P. George
-
Publication number: 20110249522Abstract: A memory controller comprises a multiplexer, a first-in, first-out memory (FIFO), a comparator, and a detection and adjustment circuit. The multiplexer receives a clock signal, a reference voltage, and a gating signal. The FIFO has a clock input coupled to an output of the multiplexer and a data input that receives data from a memory. The comparator has a first input coupled to an output of the FIFO, and a second input coupled to receive a calibration pattern. The calibration pattern is predetermined to match with a first portion of data from the FIFO, and is predetermined to not match with a second portion of data from the FIFO. The detection and adjustment circuit detects if a transition from the first portion to the second portion occurs within a predetermined time period. If the transition is not detected within the time period, a timing of the gating signal is adjusted.Type: ApplicationFiled: April 13, 2010Publication date: October 13, 2011Inventors: JAMES A. WELKER, Jose M. Nunez
-
Publication number: 20110238934Abstract: A data processing system employs a scheduler to schedule pending memory access requests and a memory controller to service scheduled pending memory access requests. The memory access requests are asynchronously scheduled with respect to the clocking of the memory. The scheduler is operated using a clock signal with a frequency different from the frequency of the clock signal used to operate the memory controller. The clock signal used to clock the scheduler can have a lower frequency than the clock used by a memory controller. As a result, the scheduler is able to consider a greater number of pending memory access requests when selecting the next pending memory access request to be submitted to the memory for servicing and thus the resulting sequence of selected memory access requests is more likely to be optimized for memory access throughput.Type: ApplicationFiled: March 29, 2010Publication date: September 29, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Kun Xu, David B Kramer, James A. Welker
-
Patent number: 7957218Abstract: A dual data rate (DDR) memory controller and method are provided. The method includes: receiving a first data strobe at a first terminal from a first memory having a first rank; receiving a first data signal at a second terminal from the first memory having the first rank; calibrating the first data signal with the first data strobe to produce a first calibration value; receiving a second data strobe at the first terminal from a second memory having a second rank; receiving a second data signal at the second terminal from the second memory having the second rank; calibrating the second data signal with the second data strobe to produce a second calibration value; determining a final calibration value using the first and second calibration values; and using the final calibration value to time the first data signal and the second data signal during a read operation of the memories.Type: GrantFiled: June 11, 2009Date of Patent: June 7, 2011Assignee: Freescale Semiconductor, Inc.Inventor: James A. Welker
-
Patent number: 7872494Abstract: Components of a memory controller are calibrated in a select sequence to compensate for variances in skew and signal level variations. The offset bias of the receiver of the I/O cell and the termination resistance of the I/O cell are calibrated. The duty cycles of the transmit path and receive path associated with the I/O cell can be calibrated using the calibrated receiver. In one aspect, the driver of the I/O cell can be calibrated prior to calibrating the receiver. Performing the calibration processes of the memory controller in one of the particular sequences described herein improves the timing budgets for the signaling conducted by the memory controller.Type: GrantFiled: June 12, 2009Date of Patent: January 18, 2011Assignee: Freescale Semiconductor, Inc.Inventors: James A. Welker, Hector Sanchez, Joshua Siegel