Patents by Inventor James B. MacDonald

James B. MacDonald has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5668967
    Abstract: Disclosed are methods and apparatus for interfacing a central processor (12) (CP) and an IO controller (30) (IOC) to a main memory (40). A CP and an IO write buffer each include a pair of memory input data registers, located in a pair of Memory Data Unit (MDU) integrated circuits (38a, 38b), and also two memory address registers, a previous memory address register, and an address comparator, located in a Memory Address Unit (MAU) (36). These registers, in conjunction with associated control logic, are used to buffer CP and IO write addresses and data to the main memory. If both address registers have a pending write, the last loaded address register is checked for a match against the current write address using the previous address register and the comparator. A match results in the combination of the previous write data and the current write data into one pending write, using write merge circuitry within the MDUs.
    Type: Grant
    Filed: September 9, 1994
    Date of Patent: September 16, 1997
    Assignee: Wang Laboratories, Inc.
    Inventors: Stephen W. Olson, James B. MacDonald, Edward D. Mann, James W. Petersen, Jr.
  • Patent number: 5587673
    Abstract: A circuit (10) for generating an output signal having a frequency that is a multiple of an input clock signal (CLKIN). The circuit includes a delay circuit (12) having an input port and a plurality of output ports (A,B,C). The input port is coupled during use to the input clock signal. Individual ones of the plurality of output ports output a signal that is delayed with respect to the input clock signal and also with respect to others of the plurality of output ports. The circuit further includes a logic network (20) having a first input for coupling to the input clock signal and a plurality of second inputs for coupling to the plurality of output ports. The logic network operates to logically combine signals emanating from the plurality of output ports with the input clock signal, and has an output port (OUTPUT) for outputting a signal having a frequency that is multiple of a frequency of the input clock signal.
    Type: Grant
    Filed: November 22, 1995
    Date of Patent: December 24, 1996
    Assignee: Wang Laboratories, Inc.
    Inventor: James B. MacDonald
  • Patent number: 5479628
    Abstract: A method, and circuitry that operates in accordance with the method, for generating an entry for a translation buffer in a data processor that employs virtual memory addressing. The method includes the first steps of storing a Faulted Virtual Address in a first register (96) and a Zone Table Address (ZTA) in a second register (94). In response to the execution of a micro-instruction, a next step forms an address in memory of a Zone Table Entry (ZTE) by selectively combining a first portion of the content of the first register with the content of the second register, while simultaneously testing the ZTA for physical address mapping. In response to an execution of a next micro-instruction, a next step accesses the ZTE with the formed address, and forms an address in memory of a Segment Table Entry (STE) by selectively combining a second portion the content of the first register with a content of the ZTE, while simultaneously testing the ZTE for a Zone fault.
    Type: Grant
    Filed: October 12, 1993
    Date of Patent: December 26, 1995
    Assignee: Wang Laboratories, Inc.
    Inventors: Stephen W. Olson, James B. MacDonald, Richard W. Lones
  • Patent number: 5475322
    Abstract: A circuit (10) for generating an output signal having a frequency that is a multiple of an input clock signal (CLKIN). The circuit includes a delay circuit (12) having an input port and a plurality of output ports (A,B,C). The input port is coupled during use to the input clock signal. Individual ones of the plurality of output ports output a signal that is delayed with respect to the input clock signal and also with respect to others of the plurality of output ports. The circuit further includes a logic network (20) having a first input for coupling to the input clock signal and a plurality of second inputs for coupling to the plurality of output ports. The logic network operates to logically combine signals emanating from the plurality of output ports with the input clock signal, and has an output port (OUTPUT) for outputting a signal having a frequency that is multiple of a frequency of the input clock signal.
    Type: Grant
    Filed: October 12, 1993
    Date of Patent: December 12, 1995
    Assignee: Wang Laboratories, Inc.
    Inventor: James B. MacDonald
  • Patent number: 5377338
    Abstract: Disclosed are methods and apparatus for interfacing a central processor (12) (CP) and an IO controller (30) (IOC) to a main memory (40). A CP and an IO write buffer each include a pair of memory input data registers, located in a pair of Memory Data Unit (MDU) integrated circuits (38a, 38b), and also two memory address registers, a previous memory address register, and an address comparator, located in a Memory Address Unit (MAU) (36). These registers, in conjunction with associated control logic, are used to buffer CP and IO write addresses and data to the main memory. If both address registers have a pending write, the last loaded address register is checked for a match against the current write address using the previous address register and the comparator. A match results in the combination of the previous write data and the current write data into one pending write, using write merge circuitry within the MDUs.
    Type: Grant
    Filed: October 12, 1993
    Date of Patent: December 27, 1994
    Assignee: Wang Laboratories, Inc.
    Inventors: Stephen W. Olson, James B. MacDonald, Edward D. Mann, James W. Petersen, Jr.
  • Patent number: 5123108
    Abstract: An A output and a B output of a register file 16 are each provided to an associated multiplexer (18,20). Each multiplexer has as a further input a bus (CB00:31) that conveys a result from an ALU 22 via an ALU shifter 28. Outputs of the multiplexers are provided to corresponding A or B inputs of the ALU. Each multiplexer is controlled by an associated register file address comparator (24,26). The address comparators each have as an input corresponding register file A and B update and access addresses. The address comparators compare their associated register file update and access addresses to determine if the register file register selected for access is equal to the register file register selected for update. If these two addresses are found to be equal it is indicated that the result of an ALU operation during an instruction cycle N is to be used as an operand for an ALU operation during a cycle N+1.
    Type: Grant
    Filed: September 11, 1989
    Date of Patent: June 16, 1992
    Assignee: Wang Laboratories, Inc.
    Inventors: Stephen W. Olson, James B. MacDonald
  • Patent number: 5101478
    Abstract: An I/O structure for use in a digital data processing system of the type in which system components including a processor and a system memory are connected by a system bus. The I/O structure includes a system bus interface connected to the system bus, a synchronous satellite processing unit (SPU) bus connected to the system bus interface, one or more satellite processing units (SPUs) connected to the SPU bus, and peripheral devices attached to the satellite processing units. Each SPU has three main components: control logic including a microprocessor for controlling the SPU, a device adapter specific to the peripheral device for controlling the peripheral device and transferring data between the peripheral device and the SPU, and an interface unit connected to the control logic and the device adapter for providing I/O communications to the SPU bus and responding to I/O communications on the SPU bus. The I/O communications fall into two classes: communications to SPUs and communications to system components.
    Type: Grant
    Filed: August 4, 1988
    Date of Patent: March 31, 1992
    Assignee: Wang Laboratories, Inc.
    Inventors: Andrew N. Fu, Tom R. Kibler, James B. MacDonald, Robert C. Nash, Stephen W. Olson, Bhikoo J. Patel, Robert R. Trottier, Kevin T. Mahoney, David L. Whipple, Peter A. Morrison
  • Patent number: 4747070
    Abstract: Apparatus and method for reconfiguring a memory in a data processing system to increase the rate of information transfer between system memory and processor. The system memory is comprised of a plurality M of memory banks, each having a separate data output path. In a first configuration a memory controller addresses the memory banks sequentially to read from one address location at a time. The memory is reconfigured by an address translator providing addresses addressing M banks in parallel, so that M locations are read in each read operation, and a bus reconfiguration multiplexer which reconfigures the bank output busses in parallel and selects one or more bank output busses as the memory output to the system processor.
    Type: Grant
    Filed: January 9, 1984
    Date of Patent: May 24, 1988
    Assignee: Wang Laboratories, Inc.
    Inventors: Robert R. Trottier, James B. MacDonald, John M. Martins, Dennis J. Kayser