Patents by Inventor James J. Allen, Jr.
James J. Allen, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8218554Abstract: The CRC for the CPS Header of an ATM AAL2 cell is generated by a CRC generator which uses the 8 bits of the CID field to generate partial 5 bits CRCs which are loaded in a first table. The 6 bits LI field and 5 bits UUI field are added to the partial 5 bits CRC to form 16 bits. The CRC generator uses the 2.sup.16 bits to generate a second CRC table. The CRC for a particular CPS header is generated by correlating bits in the CID field, LI field and UUI field with the two tables.Type: GrantFiled: October 22, 2007Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Jean L. Calvignac, Natarajan Vaidhyanathan, Fabrice J. Verplanken
-
Patent number: 8179897Abstract: The CRC for the CPS Header of an ATM AAL2 cell is generated by a CRC generator which uses the 8 bits of the CID field to generate partial 5 bits CRCs which are loaded in a first table. The 6 bits LI field and 5 bits UUI field are added to the partial 5 bits CRC to form 16 bits. The CRC generator uses the 2.sup.16 bits to generate a second CRC table. The CRC for a particular CPS header is generated by correlating bits in the CID field, LI field and UUI field with the two tables.Type: GrantFiled: January 8, 2008Date of Patent: May 15, 2012Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Jean L. Calvignac, Natarajan Vaidhyanathan, Fabrice J. Verplanken
-
Patent number: 8140803Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a processor memory system, which may include a processor and a memory controller in communication with the processor through a bus. The memory controller may include a delay circuit to receive an early read indicator corresponding to read data from a memory, the delay circuit to delay the early read indicator in accordance with a pre-determined delay such that the early read indicator is passed to the bus in advance of the read data, and a delay adjustment circuit to dynamically adjust the pre-determined delay associated with the delay circuit responsive to a change in operational speed of the processor or the bus.Type: GrantFiled: May 4, 2008Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Steven K. Jenkins, James A. Mossman, Michael R. Trombley
-
Patent number: 8059788Abstract: The present invention provides a system and method for a computer controlled test system in which the computer can change and monitor the compound observable state of an electronic device or telephone during testing procedure. In the preferred embodiment of the invention, the compound observable state of the electronic device includes a display bit map file or the status of lights or buttons. The compound observable state can be evaluated by the computer in real-time to alert nearby operators of a failure (i.e. a telephone that needs to be rebooted) or malfunction (not rising to the level of a failure). Also, the data related to the compound observable state can be stored in the computer for later review to assist in debugging the telephone's software.Type: GrantFiled: June 27, 2007Date of Patent: November 15, 2011Assignee: Avaya Inc.Inventors: James J. Allen, Jr., Muharrem Umit Uyar, Michael Robert Lundberg, Diane Somers, Shashank Sarwate, William Howard Chriss
-
Patent number: 8032713Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that includes a CPU, a storage device, circuitry for providing a speculative access threshold corresponding to a selected percentage of the total number of accesses to the storage device that can be speculatively issued, and circuitry for intermixing demand accesses and speculative accesses in accordance with the speculative access threshold.Type: GrantFiled: May 5, 2008Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Steven K. Jenkins, James A. Mossman, Michael R. Trombley
-
Patent number: 8028257Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design for scheduling the servicing of data requests, using the variable latency mode, in an FBDIMM memory sub-system is provided. A scheduling algorithm pre-computes return time data for data connected to DRAM buffer chips and stores the return time data in a table. The return time data is expressed as data return time binary vectors with one bit equal to “1” in each vector. For each received data request, the memory controller retrieves the appropriate return time vector. Additionally, the scheduling algorithm utilizes an updated history vector to determine whether the received request presents a conflict to the executing requests. By computing and utilizing a score for each request, the scheduling algorithm re-orders and schedules the execution of selected requests to preserve as much data bus bandwidth as possible, while avoiding conflict.Type: GrantFiled: April 28, 2008Date of Patent: September 27, 2011Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley
-
Patent number: 8019049Abstract: A method for generating reliability tests for a telephone system is based upon sampling an orthogonal array which covers various combinations of test parameters. Field data is collected of actual telephone activity on a telephone system. The field data is evaluated so as to determine call-mix characteristics. Probabilistic weights for the different call-mix characteristics are obtained, and then the probabilistic weights are used to sample the test case scenarios generated in the orthogonal array which have the same call-mix characteristics. These test case scenarios are used to run tests on the telephone system. These tests are preferably performed using automated test scripts. After the test data is collected, reliability metrics are calculated from the test data.Type: GrantFiled: March 27, 2007Date of Patent: September 13, 2011Assignee: Avaya Inc.Inventors: James J. Allen, Jr., Janet Kenny, John Yeager, Muharrem Umit Uyar, Linda Yeager
-
Patent number: 7937533Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that includes a CPU, a memory controller, memory, a bus connecting the CPU, memory controller and memory, circuitry for providing a speculative read threshold corresponding to a selected percentage of the total number of reads that can be speculatively issued, and circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold.Type: GrantFiled: May 4, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Steven K. Jenkins, James A. Mossman, Michael R. Trombley
-
Patent number: 7660952Abstract: A method and system for scheduling the servicing of data requests, using the variable latency mode, in an FBDIMM memory sub-system. A scheduling algorithm pre-computes return time data for data connected to all DRAM buffer chips and stores the return time data in a table. The return time data is expressed as a set of data return time binary vectors with one bit equal to “1” in each vector. For each received data request, the memory controller retrieves the appropriate return time vector. Additionally, the scheduling algorithm utilizes an updated history vector representing a compilation of data return time vectors of all executing requests to determine whether the received request presents a conflict to the executing requests. By computing and utilizing a score for each request, the scheduling algorithm re-orders and schedules the execution of selected requests to preserve as much data bus bandwidth as possible, while avoiding conflict.Type: GrantFiled: March 1, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley
-
Patent number: 7657771Abstract: Methods and system for reducing latency associated with a read operation in a processor memory system are provided. In one implementation, the method includes receiving an early indicator corresponding to read data from a memory, delaying the early indicator in accordance with a pre-determined delay such that the early read indicator is passed to a bus in advance of the read data; and dynamically adjusting the pre-determined delay using an adjustment delay circuit, the pre-determined delay being adjusted responsive to a change in operational speed of the bus or change in operational speed of a processor coupled to the bus.Type: GrantFiled: January 9, 2007Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Steven K. Jenkins, James A. Mossman, Michael R. Trombley
-
Publication number: 20090276559Abstract: In one embodiment, a method is disclosed for timing responses to a plurality of memory requests. The method can include sending a plurality of memory requests to a plurality of in-line memory modules. The requests can be sent over a channel from a plurality of channels, where each channel can have a plurality of lanes. The method can receive responses to the plurality of memory requests over the channel and monitor the response to detect a timing relationship between at least two lanes from the plurality of lanes. In addition, the method can adjust a timing of a register loading and unloading sequence in response to the monitoring of multiple lanes and channels. Other embodiments are also disclosed.Type: ApplicationFiled: May 2, 2008Publication date: November 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James J. Allen, JR., Robert J. Reese, Michael B. Spear, Peter M. Thomsen, Michael R. Trombley
-
Publication number: 20090150618Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that includes a CPU, a storage device, circuitry for providing a speculative access threshold corresponding to a selected percentage of the total number of accesses to the storage device that can be speculatively issued, and circuitry for intermixing demand accesses and speculative accesses in accordance with the speculative access threshold.Type: ApplicationFiled: May 5, 2008Publication date: June 11, 2009Inventors: James J. Allen, JR., Steven K. Jenkins, James A. Mossman, Michael R. Trombley
-
Publication number: 20090150572Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that includes a CPU, a memory controller, memory, a bus connecting the CPU, memory controller and memory, circuitry for providing a speculative read threshold corresponding to a selected percentage of the total number of reads that can be speculatively issued, and circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold.Type: ApplicationFiled: May 4, 2008Publication date: June 11, 2009Inventors: JAMES J. ALLEN, JR., Steven K. Jenkins, James A. Mossman, Michael R. Trombley
-
Publication number: 20090003534Abstract: The present invention provides a system and method for a computer controlled test system in which the computer can change and monitor the compound observable state of an electronic device or telephone during testing procedure. In the preferred embodiment of the invention, the compound observable state of the electronic device includes a display bit map file or the status of lights or buttons. The compound observable state can be evaluated by the computer in real-time to alert nearby operators of a failure (i.e. a telephone that needs to be rebooted) or malfunction (not rising to the level of a failure). Also, the data related to the compound observable state can be stored in the computer for later review to assist in debugging the telephone's software.Type: ApplicationFiled: June 27, 2007Publication date: January 1, 2009Inventors: James J. Allen, JR., Muharrem Umit Uyar, Michael Robert Lundberg, Diane Somers, Shashank Sarwate, William Howard Chriss
-
Patent number: 7336667Abstract: The CRC for the CPS Header of an ATM AAL2 cell is generated by a CRC generator which uses the 8 bits of the CID field to generate partial 5 bits CRCs which are loaded in a first table. The 6 bits LI field and 5 bits UUI field are added to the partial 5 bits CRC to form 16 bits. The CRC generator uses the 216 bits to generate a second CRC table. The CRC for a particular CPS header is generated by correlating bits in the CID field, Li field and UUI field with the two tables.Type: GrantFiled: November 21, 2002Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Jean L. Calvignac, Natarajan Vaidhyanathan, Fabrice J. Verplanken
-
Patent number: 5535333Abstract: A system and method for controlling a communications adapter interface such that supplemental data can be interleaved with data being transferred. The interleaving is performed in a manner such that the supplemental data is transparent to the data mover portion of the communications adapter. The supplemental data can be transferred in either read or write cycles that are interleaved at the beginning, in the middle, or at the end of data bursts or block data transfers. As a result of the interleaving, the slave interface bus is more fully utilized because arbitration and bus ownership changes do not create unused cycles. The interleaving is accomplished by temporarily halting an existing transfer of data and transferring the requested supplemental data while the data transfer is halted. After the supplemental data is transferred, the transfer of the balance of the data block is then allowed to continue.Type: GrantFiled: March 30, 1993Date of Patent: July 9, 1996Assignee: International Business Machines CorporationInventors: James J. Allen, Jr., Ronald J. Cooper, Douglas H. Cox, William L. McNeil, Herbert Rivera-Sanchez, Terri L. Tomlinson
-
Patent number: 5299196Abstract: A method and an apparatus decodes the address of a selected destination user in a time-distributed manner thereby allowing a faster bus cycle and providing earlier error detection. The method and system of the present invention provides for the distribution of the address decoding over two bus cycles, rather than one, so that a faster bus cycle is allowed. In addition, the present invention provides address decode circuitry within the bus arbitrator/controller so that address decoding and error detection can be performed in parallel with bus arbitration.Type: GrantFiled: November 12, 1992Date of Patent: March 29, 1994Assignee: International Business Machines CorporationInventor: James J. Allen, Jr.